Addressing Modes (Basic Level)- 1

10 Questions MCQ Test Mock Test Series - Computer Science Engg. (CSE) GATE 2020 | Addressing Modes (Basic Level)- 1

This mock test of Addressing Modes (Basic Level)- 1 for Computer Science Engineering (CSE) helps you for every Computer Science Engineering (CSE) entrance exam. This contains 10 Multiple Choice Questions for Computer Science Engineering (CSE) Addressing Modes (Basic Level)- 1 (mcq) to study with solutions a complete question bank. The solved questions answers in this Addressing Modes (Basic Level)- 1 quiz give you a good mix of easy questions and tough questions. Computer Science Engineering (CSE) students definitely take this Addressing Modes (Basic Level)- 1 exercise for a better result in the exam. You can find other Addressing Modes (Basic Level)- 1 extra questions, long questions & short questions for Computer Science Engineering (CSE) on EduRev as well by searching above.

Match List-I with List-ll and select the correct answer using the codes given below the lists:

List- II 
1. immediate
2. Register
3. Displacement


Here contents of Regs [R4] and [R3]
are added and placed into Register [R4
which is a register operation.

Here 3 is data instead of address
Hence, it is a immediate mode.


The register which keeps track of the execution of a program and which contains the memory address of the instruction which is to be executed next is known as ______ .


Program counter is the register which keeps track of the execution of a program and which contains the memory address of the instruction which is to be executed next by the processor.


In case of vectored interrupt, interrupt vector means


In a vectored interrupt, the source that interrupts supplies the branch information to the computer. This information is called the interrupt vector. In. some computers the interrupt vector is an address that points to a location in memory where the beginning address of the Input Output service routine is stored.


Consider the following I/O instruction format for IBM 370 I/O channel 

Then operation code specifies
1. Test I/O
2. Test channel
3. Store channel identification
4. Halt device


The operation code specifies one of eight input output instructions: Start input/output, start input/ output fast release, test input/output, clear input/ output, halt input/output, halt device, test channel and store channel identification.


Match List-I with List-ll and select the correct answer using the codes given below the lists:


3 address instruction:
Two operand locations and a result location are explicitly contained in the instruction word, 
e.g, Y = A - B
2 address instruction:
One of the addresses is used to specify both an operand and the result location,
e.g, Y = Y + X
1 address instruction:
Two addresses are implied in the instruction and accumulator based operations, 
e.g. ACC = ACC + X
0 address instructions:
They are applicable to a special memory organization called a stack. It interact with a stack using push and pop operations. All addresses are implied as in register based operations
T = Top ( T - 1 )


In a certain processor, a 2 byte Jump instruction is encountered at memory address 3010 H, the Jump instruction is in PC relative mode. The instruction is JMP - 7 where - 7 is signed byte. Determine the Branch Target Address 


The Jump instruction is at address 3010 H and instruction is 2 bytes. Therefore, PC points to 3012 H on execution of this instruction.
Now Branch Target PC
= PC + (-7)
= 3012 H - 7 H = 3005 H


Relative Addressing Mode is used to write Position-independent code because


The address reference is not absolute, it is relative to current location and therefore .these programs are easy to relocate in the memory of the computer.


 The immediate addressing modes can be used for ______
1. Loading internal registers with initial value.
2. Perform arithmetic or logical operation on immediate data.


Immediate addressing modes can be used for either loading internal register with initial value or perform arithmetic or logical operation on immediate data.


Processor XYZ supports only the immediate and the direct addressing modes. Which of the following programming language data structures cannot be implemented on this processors?
1. Pointers
2. Arrays
3. Record


To access pointer, arrays and records we need indirect addressing modes, so with direct and immediate addressing modes we cannot implement these.


The register which contains the data to be written into or read out of the addressed location is known as


MDR register needed to read or written data into or onto memory location.

Similar Content

Related tests