Test: Caches & Performance of Caches
20 Questions MCQ Test Computer Architecture & Organisation (CAO) | Test: Caches & Performance of Caches
| 1 Crore+ students have signed up on EduRev. Have you? |
The reason for the implementation of the cache memory is ________
Answer: b
Explanation: This difference in the speeds of operation of the system caused it to be inefficient.
The effectiveness of the cache memory is based on the property of ________
Answer: a
Explanation: This means that the cache depends on the location in the memory that is referenced often.
The temporal aspect of the locality of reference means
The spatial aspect of the locality of reference means
Answer: d
Explanation: The spatial aspect of locality of reference tells that the nearby instruction is more likely to be executed in future.
The correspondence between the main memory blocks and those in the cache is given by _________
Answer: b
Explanation: The mapping function is used to map the contents of the memory to the cache.
The algorithm to remove and place new contents into the cache is called _______
Answer: a
Explanation: As the cache gets full, older contents of the cache are swapped out with newer contents. This decision is taken by the algorithm.
Answer: c
Explanation: When write operation is issued then the corresponding operation is performed.
The bit used to signify that the cache location is updated is ________
Answer: a
Explanation: When the cache location is updated in order to signal to the processor this bit is used.
Answer: b
Explanation: This is another way of performing the write operation,wherein the cache is updated first and then the memory.
The approach where the memory contents are transfered directly to the processor from the memory is called ______
The key factor/s in commercial success of a computer is/are ________
Answer: d
Explanation: The performance and cost of the computer system is key decider in the commercial success of the system.
The main objective of the computer system is
Answer: b
Explanation: An optimal system provides best performance at low costs.
Answer: a
Explanation: If this measure is less than one then the system is optimal.
Answer: b
Explanation: The performance of a system is decided by how quick an instruction is brought into the system and executed.
The main purpose of having memory hierarchy is to
Answer: d
Explanation: By using the memory Hierarchy, we can increase the performance of the system.
The memory transfers between two variable speed devices is always done at the speed of the faster device.
An effective to introduce parallelism in memory access is by _______
Answer: a
Explanation: Interleaving divides the memory into modules.
The performance of the system is greatly influenced by increasing the level 1 cache.
Answer: a
Explanation: This is so because the L1 cache is onboard the processor.
Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an averageof 3 steps and B can execute with an average of 5 steps.For the execution of the same instruction which processor is faster
If the instruction Add R1, R2, R3 is executed in a system which is pipelined, then the value of S is (Where S is term of the Basic performance equation)
Answer: c
Explanation: Pipelining is a process of fetching an instruction during the execution of other instruction.
|
18 videos|63 docs|37 tests
|
|
Use Code STAYHOME200 and get INR 200 additional OFF
|
Use Coupon Code |
|
18 videos|63 docs|37 tests
|
Download free EduRev App
Related content with Test: Caches & Performance of Caches
|
|
|
Related tests with Test: Caches & Performance of Caches
|
|
|
|
|
|
© EduRev
|
Follow Us
|