Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Tests  >  Embedded Systems (Web)  >  Test: Memory Organisation of Embedded Systems - Computer Science Engineering (CSE) MCQ

Test: Memory Organisation of Embedded Systems - Computer Science Engineering (CSE) MCQ


Test Description

15 Questions MCQ Test Embedded Systems (Web) - Test: Memory Organisation of Embedded Systems

Test: Memory Organisation of Embedded Systems for Computer Science Engineering (CSE) 2024 is part of Embedded Systems (Web) preparation. The Test: Memory Organisation of Embedded Systems questions and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus.The Test: Memory Organisation of Embedded Systems MCQs are made for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: Memory Organisation of Embedded Systems below.
Solutions of Test: Memory Organisation of Embedded Systems questions in English are available as part of our Embedded Systems (Web) for Computer Science Engineering (CSE) & Test: Memory Organisation of Embedded Systems solutions in Hindi for Embedded Systems (Web) course. Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free. Attempt Test: Memory Organisation of Embedded Systems | 15 questions in 25 minutes | Mock test for Computer Science Engineering (CSE) preparation | Free important questions MCQ to study Embedded Systems (Web) for Computer Science Engineering (CSE) Exam | Download free PDF with solutions
Test: Memory Organisation of Embedded Systems - Question 1

 How many data lines does 256*4 have?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 1

Explanation: There are four data lines in the memory and these different organisations of memory and these different organisations of memory are apparent when upgrading memory and it also determines how many chips are needed.

Test: Memory Organisation of Embedded Systems - Question 2

How is the number of chips required is determined?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 2

Explanation: The minimum number of chips is determined by the number of data lines and the width of the data path from the processor. For example, MC6800 family have a 16-bit wide datapath, 16*1 devices, 4*4 or 2*8 devices are needed.

1 Crore+ students have signed up on EduRev. Have you? Download the App
Test: Memory Organisation of Embedded Systems - Question 3

Where is memory address stored in a C program?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 3

Explanation: Memory model is defined by a range of memory address which is accessible to the program. For example, in C program, the memory address is stored in the pointer.

Test: Memory Organisation of Embedded Systems - Question 4

Which is the term that is used to refer the order of bytes?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 4

Explanation: Endianness defines the order of bytes, that is, whether it is big endian or little endian. The former represents the higher order bits and the latter represents the lower order bits.

Test: Memory Organisation of Embedded Systems - Question 5

 Which of the following processors uses big endian representation?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 5

Explanation: The IBM’s PowerPC uses big endian representation whereas 8086,ARM and Zilog Z80 uses little representation.

Test: Memory Organisation of Embedded Systems - Question 6

 Which statement is true for a cache memory?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 6

Explanation: The RAM is the primary storage which directly communicates with the CPU. ROM is the secondary storage. Disk drives are capable of providing backup storage and the cache memory is a small high-speed memory which increases the speed of the processor.

Test: Memory Organisation of Embedded Systems - Question 7

Which of the following memory organisation have the entire memory available to the processor at all times?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 7

Explanation: There are two types of memory organisation, linear addressing in which the entire memory is available to the processor of all times as in Motorola 6800 and the other is segmented addressing where the memory space is divided into several segments and the processor is limited to access the program instructions and data which are located in particular segments.

Test: Memory Organisation of Embedded Systems - Question 8

How many memory locations can be accessed by 8086?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 8

Explanation: The 8086 processor has a 20-bit address bus, hence it can access a memory of 220-1 M locations.

Test: Memory Organisation of Embedded Systems - Question 9

 Which of the is a memory that is allocated to the program in LIFO pattern?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 9

Explanation: A stack is a memory which is allocated to the program in last-in, first out pattern. Stack pointer contains the memory address of the stack.

Test: Memory Organisation of Embedded Systems - Question 10

What does SIMM stand for?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 10

Explanation: SIMM is single in-line memory module is a kind of memory module, which contains random access memory used in computers of the early 1980s and 1990s.

Test: Memory Organisation of Embedded Systems - Question 11

 Which of the memory organisation is widely used in parity bit?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 11

Explanation: The use of By 1 organisation is declined because of the wider data path devices. But it is still used in parity bit and were used in SIMM memory.

Test: Memory Organisation of Embedded Systems - Question 12

Which configuration of memory organisation replaces By 1 organisation?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 12

Explanation: By 1 organisation is replaced with By 4 organisation because of its reduced address bus and complexity.

Test: Memory Organisation of Embedded Systems - Question 13

 Which shifting helps in finding the physical address in 8086?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 13

Explanation: The address bus of the 8086 is 20-bit and the data bus is 16-bit in size. So the physical address can be calculated by shifting the segment register by 4 to left and by adding the address bus to it.

Test: Memory Organisation of Embedded Systems - Question 14

 Which memory organisation is supported in wider memories?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 14

Explanation: The wider memories support 16-bits because it can integrate more number of the interface logic so that the time consumed by the latches and buffers removes the memory access thus allowing the slower parts to be used in wait state free designs.

Test: Memory Organisation of Embedded Systems - Question 15

 Which of the following is a plastic package used primarily for DRAM?

Detailed Solution for Test: Memory Organisation of Embedded Systems - Question 15

Explanation: Zig-zag package of memory is a plastic package used for DRAM. The leads of this package are arranged in a zigzag manner.

47 videos|69 docs|65 tests
Information about Test: Memory Organisation of Embedded Systems Page
In this test you can find the Exam questions for Test: Memory Organisation of Embedded Systems solved & explained in the simplest way possible. Besides giving Questions and answers for Test: Memory Organisation of Embedded Systems, EduRev gives you an ample number of Online tests for practice

Top Courses for Computer Science Engineering (CSE)

47 videos|69 docs|65 tests
Download as PDF

Top Courses for Computer Science Engineering (CSE)