Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Tests  >  Computer Architecture & Organisation (CAO)  >  Test: Multiple BUS Organisation - Computer Science Engineering (CSE) MCQ

Test: Multiple BUS Organisation - Computer Science Engineering (CSE) MCQ


Test Description

10 Questions MCQ Test Computer Architecture & Organisation (CAO) - Test: Multiple BUS Organisation

Test: Multiple BUS Organisation for Computer Science Engineering (CSE) 2024 is part of Computer Architecture & Organisation (CAO) preparation. The Test: Multiple BUS Organisation questions and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus.The Test: Multiple BUS Organisation MCQs are made for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: Multiple BUS Organisation below.
Solutions of Test: Multiple BUS Organisation questions in English are available as part of our Computer Architecture & Organisation (CAO) for Computer Science Engineering (CSE) & Test: Multiple BUS Organisation solutions in Hindi for Computer Architecture & Organisation (CAO) course. Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free. Attempt Test: Multiple BUS Organisation | 10 questions in 10 minutes | Mock test for Computer Science Engineering (CSE) preparation | Free important questions MCQ to study Computer Architecture & Organisation (CAO) for Computer Science Engineering (CSE) Exam | Download free PDF with solutions
Test: Multiple BUS Organisation - Question 1

The general purpose registers are combined into a block called as ______

Detailed Solution for Test: Multiple BUS Organisation - Question 1

Answer: c
Explanation: To make the access of the registers easier, we classify them into register files.

Test: Multiple BUS Organisation - Question 2

 In ______ technology, the implementation of the register file is by using an array of memory locations.

Detailed Solution for Test: Multiple BUS Organisation - Question 2

Answer: a
Explanation: By doing so the access of the registers can be made faster.

1 Crore+ students have signed up on EduRev. Have you? Download the App
Test: Multiple BUS Organisation - Question 3

In a three BUS architecture, how many input and output ports are there ?

Detailed Solution for Test: Multiple BUS Organisation - Question 3

Answer: c
Explanation: That is enabling reading from two locations and writting into one.

Test: Multiple BUS Organisation - Question 4

For a 3 BUS architecture, is the below code correct for adding three numbers ?
PCout, R = B, MARin , READ, Inc PC
WMFC
MDRout, R = B, IRin
R4outa, R5outb, Select A, ADD, R6in, End

Detailed Solution for Test: Multiple BUS Organisation - Question 4

Answer: a
Explanation: We have assumed the names of the three BUSes has A, B and C.

Test: Multiple BUS Organisation - Question 5

The main advantage of multiple bus organisation over single bus is __________

Test: Multiple BUS Organisation - Question 6

 CISC stands for _________

Detailed Solution for Test: Multiple BUS Organisation - Question 6

Answer: c
Explanation: The CISC machines are well adept at handling multiple BUS organisation.

Test: Multiple BUS Organisation - Question 7

 If the instruction Add R1,R2,R3 is executed in a system which is pipelined, then the value of S is (Where S is term of the Basic performance equation).

Detailed Solution for Test: Multiple BUS Organisation - Question 7

Answer: c
Explanation: The value will be much lower in case of multiple BUS organisation.

Test: Multiple BUS Organisation - Question 8

In multiple BUS organisation __________ is used to select any of the BUSes for input into ALU.

Detailed Solution for Test: Multiple BUS Organisation - Question 8

Answer: a
Explanation: The MUX can be used to either select the BUS or to increment the PC

Test: Multiple BUS Organisation - Question 9

There exists a seperate block consisting of various units to decode an instruction. 

Detailed Solution for Test: Multiple BUS Organisation - Question 9

Answer: a
Explanation: This block is used to decode the instruction and place it in the IR.

Test: Multiple BUS Organisation - Question 10

There exists a seperate block to increment the PC in multiple BUS organisation.

20 videos|86 docs|48 tests
Information about Test: Multiple BUS Organisation Page
In this test you can find the Exam questions for Test: Multiple BUS Organisation solved & explained in the simplest way possible. Besides giving Questions and answers for Test: Multiple BUS Organisation, EduRev gives you an ample number of Online tests for practice

Top Courses for Computer Science Engineering (CSE)

Download as PDF

Top Courses for Computer Science Engineering (CSE)