Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Tests  >  Embedded Systems (Web)  >  Test: Introduction To VHDL - 2 - Computer Science Engineering (CSE) MCQ

Test: Introduction To VHDL - 2 - Computer Science Engineering (CSE) MCQ


Test Description

10 Questions MCQ Test Embedded Systems (Web) - Test: Introduction To VHDL - 2

Test: Introduction To VHDL - 2 for Computer Science Engineering (CSE) 2024 is part of Embedded Systems (Web) preparation. The Test: Introduction To VHDL - 2 questions and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus.The Test: Introduction To VHDL - 2 MCQs are made for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: Introduction To VHDL - 2 below.
Solutions of Test: Introduction To VHDL - 2 questions in English are available as part of our Embedded Systems (Web) for Computer Science Engineering (CSE) & Test: Introduction To VHDL - 2 solutions in Hindi for Embedded Systems (Web) course. Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free. Attempt Test: Introduction To VHDL - 2 | 10 questions in 25 minutes | Mock test for Computer Science Engineering (CSE) preparation | Free important questions MCQ to study Embedded Systems (Web) for Computer Science Engineering (CSE) Exam | Download free PDF with solutions
Test: Introduction To VHDL - 2 - Question 1

How many kinds of wait statements are available in the VHDL design?

Detailed Solution for Test: Introduction To VHDL - 2 - Question 1

Explanation: There are four kinds of wait statements. These are wait on, wait for, wait until and wait.

Test: Introduction To VHDL - 2 - Question 2

Which wait statement does follow a condition?

Detailed Solution for Test: Introduction To VHDL - 2 - Question 2

Explanation: The wait until follows a condition. The condition may be an arithmetic or logical one and the wait for statement follows time duration, it might be in microseconds or nanoseconds or any other time unit. Similarly, the wait on statement follows a signal list and the wait statement suspends indefinitely.

1 Crore+ students have signed up on EduRev. Have you? Download the App
Test: Introduction To VHDL - 2 - Question 3

Which wait statement does follow duration?

Detailed Solution for Test: Introduction To VHDL - 2 - Question 3

Explanation: The wait for statement follows time duration, it might be in microseconds or nanoseconds or any other time unit.

Test: Introduction To VHDL - 2 - Question 4

Which of the following is a C++ class library?

Detailed Solution for Test: Introduction To VHDL - 2 - Question 4

Explanation: System C is a C++ class library which helps in solving the behavioural, resolution, simulation time problems.

Test: Introduction To VHDL - 2 - Question 5

 Which model of SystemC uses floating point numbers to denote time?

Detailed Solution for Test: Introduction To VHDL - 2 - Question 5

Explanation: The SystemC includes several models of the time units. SystemC 1.0 uses floating point numbers which denote time.

Test: Introduction To VHDL - 2 - Question 6

 Which model of SystemC uses the integer number to define time?

Detailed Solution for Test: Introduction To VHDL - 2 - Question 6

Explanation: The SystemC includes several models of the time. System 2.0 is an integer model to define time and this model also supports physical units such as microseconds, nanoseconds, picoseconds etc.

Test: Introduction To VHDL - 2 - Question 7

Which model of the SystemC helps in the communication purpose?

Detailed Solution for Test: Introduction To VHDL - 2 - Question 7

Explanation: The SystemC 2.0 provides the channel port, and interface ports for the communication purpose.

Test: Introduction To VHDL - 2 - Question 8

 Which C++ class is similar to the hardware description language like VHDL?

Detailed Solution for Test: Introduction To VHDL - 2 - Question 8

Explanation: The SystemC is a C++ class which is similar to the hardware description languages like VHDL and Verilog. The execution and simulation time in the SystemC is almost similar to the VHDL.

Test: Introduction To VHDL - 2 - Question 9

What do ESL stand for?

Detailed Solution for Test: Introduction To VHDL - 2 - Question 9

Explanation: The ESL is electronic-system level and the SystemC is associated with the ESL and TLM. The SystemC is also applied to the architectural exploration, performance modelling, software development and so on.

Test: Introduction To VHDL - 2 - Question 10

What to TLM stand for?

Detailed Solution for Test: Introduction To VHDL - 2 - Question 10

Explanation: The TLM is transaction-level modelling and the SystemC is associated with the ESL and TLM.

47 videos|69 docs|65 tests
Information about Test: Introduction To VHDL - 2 Page
In this test you can find the Exam questions for Test: Introduction To VHDL - 2 solved & explained in the simplest way possible. Besides giving Questions and answers for Test: Introduction To VHDL - 2, EduRev gives you an ample number of Online tests for practice

Top Courses for Computer Science Engineering (CSE)

47 videos|69 docs|65 tests
Download as PDF

Top Courses for Computer Science Engineering (CSE)