Test: NMOS And Complementary MOS (CMOS)


10 Questions MCQ Test VLSI System Design | Test: NMOS And Complementary MOS (CMOS)


Description
This mock test of Test: NMOS And Complementary MOS (CMOS) for Electrical Engineering (EE) helps you for every Electrical Engineering (EE) entrance exam. This contains 10 Multiple Choice Questions for Electrical Engineering (EE) Test: NMOS And Complementary MOS (CMOS) (mcq) to study with solutions a complete question bank. The solved questions answers in this Test: NMOS And Complementary MOS (CMOS) quiz give you a good mix of easy questions and tough questions. Electrical Engineering (EE) students definitely take this Test: NMOS And Complementary MOS (CMOS) exercise for a better result in the exam. You can find other Test: NMOS And Complementary MOS (CMOS) extra questions, long questions & short questions for Electrical Engineering (EE) on EduRev as well by searching above.
QUESTION: 1

The n-MOS invertor is better than BJT in terms of:

Solution:

The n-MOS invertor is better than BJT invertor due to fast switching time, low power loss, smaller overall layout area.

QUESTION: 2

 The n-MOS invertor consists of n-MOS transistor as driven and

Solution:

the n-MOS inverter consists of n-MOS and resistor or depletion mode n-MOS or enhancement mode n-MOS at the pull up load.

QUESTION: 3

If the n-MOS and p-MOS of the CMOS inverters are interchanged the output is measured at:

Solution:

 When the transistors are interchanged, The drain of n-MOS is connected to supply voltage, drain of p-MOS is connected to ground . The output is measured at source of both the transistors.

QUESTION: 4

What will be the effect on output voltage if the positions of n-MOS and p-MOS in CMOS inverter circuit are exchanged?

Solution:

When the input is low, p-MOS is ON and the output is pulled down to the ground. When the input is high, n-MOS is ON and the output is pulled up to the supply voltage.

QUESTION: 5

The average power dissipated in resistive load n-MOS inverter is:

Solution:

When the input voltage is equal to VOH on the other hand, both the driver MOSFET and the load resistor conduct a nonzero current. Since the output voltage in this case is equal to VOL, DC power consumption of the inverter can be estimated as VDD.(VDD-VOL)/2R

QUESTION: 6

The depletion mode n-MOS as an active load is better than enhancement load n-MOS in:

Solution:

 The depletion mode n-MOS transistor as load requires single power supply, smaller overall layout area, and sharp VTC transition.

QUESTION: 7

 The enhancement mode n-MOS load inverter requires 2 different supply voltages to:

Solution:

The enhancement mode n-MOS load inverter requires 2 different supply voltages to keep load transistor in linear region.

QUESTION: 8

The CMOS inverter consist of:

Solution:

 The CMOS inverter consist of enhancement mode p-MOS and enhancement mode n-MOS.

QUESTION: 9

 In the CMOS inverter the output voltage is measured across:

Solution:

 In the CMOS inverter the output voltage is measured across Drain of n-MOS transistor and ground.

QUESTION: 10

When the input of the CMOS inverter is equal to Inverter Threshold Voltage Vth, the transistors are operating in:

Solution:

When the input of the CMOS inverter is equal to Inverter Threshold Voltage Vth, both the transistors are operating in saturation region

Related tests