Test: NMOS & CMOS Inverter


20 Questions MCQ Test VLSI System Design | Test: NMOS & CMOS Inverter


Description
This mock test of Test: NMOS & CMOS Inverter for Electrical Engineering (EE) helps you for every Electrical Engineering (EE) entrance exam. This contains 20 Multiple Choice Questions for Electrical Engineering (EE) Test: NMOS & CMOS Inverter (mcq) to study with solutions a complete question bank. The solved questions answers in this Test: NMOS & CMOS Inverter quiz give you a good mix of easy questions and tough questions. Electrical Engineering (EE) students definitely take this Test: NMOS & CMOS Inverter exercise for a better result in the exam. You can find other Test: NMOS & CMOS Inverter extra questions, long questions & short questions for Electrical Engineering (EE) on EduRev as well by searching above.
QUESTION: 1

Inverters are essential for

Solution:

 Inverters are needed for restoring logic levels for NAND and NOR gates, sequential and memory circuits.

QUESTION: 2

 In basic inverter circuit, ______ is connected to ground

Solution:

A basic inverter circuit consists of transistor with source connected to ground and a load resistor connected from drain to positive supply rail Vdd.

QUESTION: 3

 In inverter circuit, ________ transistors is used as load

Solution:

Depletion mode transistors are preferred to be used as load in inverter circuits as it occupies lesser area and are produced on silicon sibstrate unlike resistors.

QUESTION: 4

 For depletion mode transistor, gate should be connected to

Solution:

 For the depletion mode transistor, gate is connected to source so it is always on and only the characteristic curve Vgs=0 is relevant.

QUESTION: 5

 In nMOS inverter configuration depletion mode device is called as

Solution:

 In nMOS inverter configuration, depletion mode devices are called as pull up and enhancement mode devices are called as pull down transistor.

QUESTION: 6

How is nMOS inverter represented?

Solution:

nMOS inverter can be represented using two transistors, depletion mode pMOS transistor followed by nMOS transistor. Input is given to the nMOS.

QUESTION: 7

 The ratio of Zp.u/Zp.d is given by

Solution:

The ratio of Zp.u/Zp.d where Z is determined by the length to width ratio of the transistor, is given by 4/1.

QUESTION: 8

 Pass transistors are transistors used as

Solution:

Pass transistors are transistor used as switches in series with lines carrying logic levels due to its isolated nature of the gate.

QUESTION: 9

 An inverter driven through one or more pass transistors has Zp.u/Zp.d ratio of

Solution:

An inverter driven directly from output of another has the ratio of 4/1 and if driven through one or more pass transistors has the ratio of 8/1.

QUESTION: 10

 In depletion mode pull-up, dissipation is high since current flows when

Solution:

 In nMOS depletion mode pull-up, dissipation is high since current flows Vin = logical 1.

QUESTION: 11

CMOS inverter has ______ regions of operation

Solution:

CMOS inverter has five distint regions of operation which can be determined by plotting CMOS inverter current versus Vin.

QUESTION: 12

 If n-transistor conducts and has large voltage between source and drain, then it is said to be in _____ region

Solution:

If n-transistor conducts and has large voltage between source and drain, then it is in saturation.

QUESTION: 13

 If p-transistor is conducting and has small voltage between source and drain, then the it is said to work in

Solution:

If p-transistor is conducting and has small voltage between source and drain, then it is said to be in unsaturated resistive region.

QUESTION: 14

 In the region where inverter exhibits gain, the two transistors are in _______ region

Solution:

 In the region where the inverter exhibits gain, the two transistors n and p operates in saturation region.

QUESTION: 15

If both the transistors are in saturation, then they act as

Solution:

When both the transistors are in saturation, then act as current sources so that the equivalent circuit is two current sources between Vdd and Vss.

QUESTION: 16

 If βn = βp, then Vin is equal to

Solution:

 If βn = βp, then Vin = 0.5Vdd which implies that the changeover between logic levels is symmetrically disposed about the point.

QUESTION: 17

 Mobility depends on

Solution:

 Mobility is affected by transverse electric field and thus also depends on Vgs and the mobility of p-device and n-device are inherently unequal.

QUESTION: 18

 In CMOS inverter, transistor is a switch having

Solution:

In CMOS inverter, transistor is a awitch having finite on resistance and infinite off resistance.

QUESTION: 19

CMOS inverter has ______ output impedance

Solution:

CMOS inverter has low output impedance and this makes it less prone to noise and disturbance.

QUESTION: 20

 Input resistance of CMOS inverter is

Solution:

Input resistance of CMOS inverter is extremely high as it is a perfect insulator and draws no dc input source.

Similar Content

Related tests