If the initial state Q_{A} Q_{B} Q_{C} = 110, after how many clocks it get back same value
What will be the current state after two clock pulses further from the number of pulses obtained from the above question?
1 Crore+ students have signed up on EduRev. Have you? Download the App 
The divide by N counter as shown in figure. If initially Q_{0} = 0, Q_{1} = 1, Q_{2} = 0. What is the value of N?
Consider the circuit given below with initial state Q_{0} = 1; Q_{1} = Q_{2} = 0. The state of the circuit is given by the value 4Q_{2} + 2Q_{1} + Q_{0 }
Which one of the following is the. correct state sequence of the circuit?
The following diagram represents a finite state machine which takes as input a binary number from the least significant bit
Which one of the following is TRUE?
Consider the following circuit
The flipflops are positive edge triggered DFFs. Each state is designated as a two bit string Q_{0}Q_{1} Let the initial state be 00. The state transition sequence is:
The functional difference between SR flipflop and JK flipflop is that JK flipflop
The number of flipflops required in a modulo N counter is
Consider the figure given below:
Initially all flipflops are cleared. How many dock pulse have to be applied to the system before the output from FF3 becomes a HIGH level?
The inputs of the JK flipflop, shown below are:
PRESET = CLEAR = 1; J = K = 0
If a single clock pulse is applied the device will
Consider the following control circuit which contains a 3bit register and a black box with some combinational logic
The initial state of the circuit is Q_{1} Q_{2} Q_{3} = 000.
The circuit generates the control sequence.
(010) → ( 110) → ( 001) →(001) → . . . → ( 001)
On successive clock cycles. Which of the following sets of equations are implemented by the combinational logic in the black box?
‘n’ flipflop will divide the clock frequency by a factor of
Let a_{n} a_{n1} ... a_{1} a_{0} be the binary representation of an integer b. The integer b is divisible by 3 if
If a clock with time period 'T' is used with n stage shift register, the output of final stage will be delayed by
55 docs215 tests

55 docs215 tests
