GATE  >  GATE Electrical Engineering (EE) 2023 Mock Test Series  >  Gate Mock Test: Electrical Engineering(EE)- 7 Download as PDF

Gate Mock Test: Electrical Engineering(EE)- 7


Test Description

65 Questions MCQ Test GATE Electrical Engineering (EE) 2023 Mock Test Series | Gate Mock Test: Electrical Engineering(EE)- 7

Gate Mock Test: Electrical Engineering(EE)- 7 for GATE 2022 is part of GATE Electrical Engineering (EE) 2023 Mock Test Series preparation. The Gate Mock Test: Electrical Engineering(EE)- 7 questions and answers have been prepared according to the GATE exam syllabus.The Gate Mock Test: Electrical Engineering(EE)- 7 MCQs are made for GATE 2022 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Gate Mock Test: Electrical Engineering(EE)- 7 below.
Solutions of Gate Mock Test: Electrical Engineering(EE)- 7 questions in English are available as part of our GATE Electrical Engineering (EE) 2023 Mock Test Series for GATE & Gate Mock Test: Electrical Engineering(EE)- 7 solutions in Hindi for GATE Electrical Engineering (EE) 2023 Mock Test Series course. Download more important topics, notes, lectures and mock test series for GATE Exam by signing up for free. Attempt Gate Mock Test: Electrical Engineering(EE)- 7 | 65 questions in 180 minutes | Mock test for GATE preparation | Free important questions MCQ to study GATE Electrical Engineering (EE) 2023 Mock Test Series for GATE Exam | Download free PDF with solutions
1 Crore+ students have signed up on EduRev. Have you?
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 1

Question 1 to 5 carry One Mark each

Q.

According to the weather______it is going to be cloudly today

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 2

What is the unit digit in

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 2

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 3

In the following questions, a sent ence has been given in direct/indirect speech.
She said, “Let them play”.

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 4

Select the pair that best express relationship similar to that expressed in the pair.
Light : Glint

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 5

A and B together can do a piece of work in 12 days, which B and C together can do in 16 days. Aft er A has
been working it for 5 days and B for 7 days, C finishes it in 13 days. In how many days C alone will do the
work?

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 5

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 6

Question 6 to 10 carry Two Marks each

Q.

The sufficient condition for matrix ‘A’ to be diagonalizable is

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 7

If x = ya , y = zb and z = xc then abc = ?

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 7

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 8

Out of the four alternatives suggested select the one which is correct

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 9

The value of X in the following figure is

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 10

The piechart shows the distribution of New York market share by value of different computer companies in 2005.

T he piechart shows the distribution of New York market share by volume of different computer companies
in 2005.

Number of units sold in 2005 in New York = 1,500
Value of units sold in 2005 in New York = US$ 16,50,000

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 11

Question 11 to 35 carry One Mark each

Q.

 Value of a is ____________


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 11

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 12

ii is of the form, where (i= sqrt {-1})

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 12

 

 

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 13

6 boys and 6 girls sit in a row randomly. The probability that all the six girls sit together is in the form 1/a. Value of a is ______________.


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 13

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 14

The C/R  of system shown in figure below is

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 14

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 15

For a unit y feedback system whose open - loop transfer function is  

 the velocity error is ______________


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 15

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 16

If for a 2 × 2 matrix a11 = a12 = a21 = 1 and a22 = –1. If the eigen values of A19 can be writ ten in
the form  , then value of a × b is __________________


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 16

 

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 17

T he solution of the differential equation  is

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 17

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 18

T he addresssing mode, as shown in figure, is

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 19

Laplace transform analysis helps in

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 20

PMMC instrument produces a deflection of 90° when a current of 2 mA passes through the moving coil.
T he instrument is spring cont rolled. Supposing the instrument is redesigned with its spring constant as
before and its p ermanent magnet is replaced with a new permanent magnet which pr oduces twice t he
flux density as before. What would be t he deflect io n if a current of 1 mA is passed through the coil.
T he other features of the PMM C instrument remain the same

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 21

Flash ADC is

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 22

In the common base stage of figure. ICQ = 1mA and β = 7.5 T he input Resistance is

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 22

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 23

Two point charge 1 μC and 4 μC are placed at (–2, 1, 5) and (1, 3, –1) respectively. T he energy stored
in the field will be (in mJ)


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 23

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 24

The contents of F register in 8085 are 01010001. T his means

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 25

The figure shows a dependent curren t source, it

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 25

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 26

Consider the circuit shown in figure

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 26

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 27

The power factor for the circuit shown is

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 27

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 28

Consider the transistor circuit shown below

The average power dissipated for one cycle of operation is given by

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 28

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 29

Peak load power plant s are
P. Wind power plant s
Q. Pumped storage plant
R. Solar power plant
S. Hydro power plant s

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 30

A transformer is rat ed at 11 kV/0.4 kV, 500 kVA, 5% reactance. Determine the short circuit MVA of
the transformer when connected to an infinit e bus _______________


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 30

Since t he t ransformer is connected to an infinite bus, the p.u. impedance of the circuit will be 0.05. i.e. the p.u. im pedance offered by the transformer

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 31

A transformer has 2% resistance and 5% reactance. T he volt age regulation at full load 0.8 power factor
lagging

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 31

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 32

Consider the following model of a JFET amplifier

Here IDSS = 8mA & VP = –4V the value of VDS will be

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 32

 

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 33

If in a 1-phase bridge network one of the thyristor is open circuited, then the average output volt age is

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 34

Improved commutation in DC machine cannot be achieved by

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 35

A stepper motor makes 200 steps per revolution. It is running at 500 steps/sec. The speed in r.p.m. is

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 36

Question 36 to 65 carry Two Marks each

Q.

The value of where R is the r egion in the first quadrant bounded by the curves y = x2 ,
y + x = 2 and x = 0.

___________________


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 36

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 37

For   we have y = 1 at x = 0. By using Euler met hod and taking the step size 0.1. T he value
of y at x = 0.4 is ________________


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 37

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 38

If x + y = k is normal to y2 = 12x, t hen k is ____________


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 38

x + y = k is normal t o the curve slope = 1

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 39

The range of k such that fee dback con trol syst em h aving charact erist ic equat ion s ( s2 + s + 1) (s + 4) + k = 0 will be stable is

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 39

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 40

Which unit is adopted for magnit ude measurement in Bode plots?

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 41

T he Laplace transformation of eat cosh(bt) is

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 41

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 42

The transfer funct ion whose approximate plot is shown in figure is

 

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 42

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 43

For a unity feedback system with   , the value of centroid would be

___________________


Gate Mock Test: Electrical Engineering(EE)- 7 - Question 44

First derivative of th e signal x(t ) will be

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 44

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 45

Signal x(t) shown below can be represented as

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 46

If memory chip size is 256 × 1 bits, the n umber of chips required 1 k byt e memory is

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 47

The mininized version of logic c ircuit shown in figure below is

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 48

In order to increase the differential input resistance of a bipolar transistor OP-Amp

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 49

The current I for the circuit shown below is

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 50

A power system has 200 buses has 200 buses including 15 generator buses. For the load flow
analysis using Newton-Raphson method in polar co-ordinalies, t he size of the jacobian is p × Q. then
P + Q is _____________________________


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 50

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 51

A 400 MW, 22 kV, 50Hz, 3- phase 4- pole synchronous generator having a rat ed p.f = 0.8, has a
moment of inertia 27.5 × 103 kg/m2. T he inert ia constant (H) will be

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 51

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 52

The basic circuit of circulating current system of protection is shown in t he figure, that improve the
fault stability, a stabilizing resistor is connected the points

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 53

Consider a transistor circuit the value of  is

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 54

A 230 V single phase full converter is feeding a RLE load R = 15, L = 100 mH, and E = 70V. If the average load current is 5A, then the firing angle delay is (in degree) _____________

 


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 54

 

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 55

The gain of the convert er shown is, switch connected to 1 and 1' while octcton and moved to 2 and 2'. When

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 56

An iron ring of mean length 50 cm has an air gap of 1 mm and a winding of 200 turns. If the permeability of
the iron is 300 when a current of 1A flows through the coil. The flux density is

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 56

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 57

Which of the following statement is not correct?

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 58

A 500 kVA transformer has an efficiency of 95% at full load and also at 60% of full load bot h at UPF then
which of the following is true?

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 59

An 8-pole DC machine has a rated current of 100A. If the armature is duplex lap wound, then the amount of
current that will flow in each path at rated conditions is (in Amps) ______________


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 59

Duplex lap wound, t he refore t he number of paths A = mp
= 2 × 8 = 16 paths
Current per each path = 100/16
= 6.25A

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 60

An SCR with heat sink arrangment has ambient temperature of 50°C and junction temperature of 100°C and the average power dissipated of 50 W. If the junction temperature is reduced to 70°C, t hen the percentage reduction in thermal resistance is ________________


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 60

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 61

For a 10 MVA, 132 kV/6.6 kV power transformer with delta-star connections, for the differential
prot ection scheme to circulate a current of 5A in the pilot wires. T he current transformer on HV
side, is

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 61

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 62

The value of current I1 is ____________________


Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 62

Gate Mock Test: Electrical Engineering(EE)- 7 - Question 63

A capacitor is added to the portion of the resistance of a multiplier in order to make the pressure coil
circuit non-inductive. T he value of resistance is r while the tot al resistance and inductance of pressure
circuit are respect ively RP and L. T he value of capacitance C is

*Answer can only contain numeric values
Gate Mock Test: Electrical Engineering(EE)- 7 - Question 64

A single phase bridge inverter delivers power to a series connected RLC load with R = 2, and ωL = 10.
The periodic time T = 0.1 msec. Take circuit turn off time as 1.5 times tOFF. Assume the load current
contains only fundamental component . The value of C (in μF) for turn off time 10μsec, is________________


Gate Mock Test: Electrical Engineering(EE)- 7 - Question 65

A series RL circuit has a constant voltage ‘V’ applied at t = 0. A t what time VR = VL

Detailed Solution for Gate Mock Test: Electrical Engineering(EE)- 7 - Question 65

Use Code STAYHOME200 and get INR 200 additional OFF
Use Coupon Code
Information about Gate Mock Test: Electrical Engineering(EE)- 7 Page
In this test you can find the Exam questions for Gate Mock Test: Electrical Engineering(EE)- 7 solved & explained in the simplest way possible. Besides giving Questions and answers for Gate Mock Test: Electrical Engineering(EE)- 7, EduRev gives you an ample number of Online tests for practice