The interrupt-request line is a part of the
Explanation: The Interrupt-request line is a control line along which the device is allowed to send the interrupt signal.
The return address from the interrupt-service routine is stored on the
Explanation: The Processor after servicing the interrupts as to load the address of the previous process and this address is stored in the stack.
The signal sent to the device from the processor to the device after recieving an interrupt is
Explanation: The Processor upon recieving the interrupt should let the device know that its request is received.
When the process is returned after an interrupt service ______ should be loaded again.
i) Register contents
ii) Condition codes
iii) Stack contents
iv) Return addresses
The time between the recieval of an interrupt and its service is ______
Explanation: The delay in servicing of an interrupt happens due to the time taken for contect switch to take place.
Interrupts form an important part of _____ systems.
Explanation: This forms an imporatant part of the Real time system since if a process arrives with greater priority then it raises an interrupt and the other process is stopped and the interrupt will be serviced.
A single Interrupt line can be used to service n different devices?
______ type circuits are generally used for interrupt service lines
The resistor which is attached to the service line is called _____
Explanation: This resistor is used to pull up the voltage of the interrupt service line.
An interrupt that can be temporarily ignored is
Explanation: The maskable interrupts are usually low priority interrupts which can be ignored if an higher priority process is being executed.
The 8085 microprocessor respond to the presence of an interrupt
Explanation: The 8085 microprocessor are designed to complete the execution of the current instruction and then to service the interrupts.
CPU as two modes privileged and non-privileged. In order to change the mode from privileged to non-privileged
Explanation: A software interrupt by some program which needs some cPU service, at that time the two modes can be interchanged.
Which interrupt is unmaskable?
Explanation: The trap is a non-maskable interrupt as it deals with the on going process in the processor. THe trap is initiated by the process being executed due to lack of data required for its completion.Hence trap is unmaskable.
From amongst the following given scenarios determine the right one to justify interrupt mode of data transfer
i) Bulk transfer of several kilo-byte
ii) Moderately large data transfer of more than 1kb
iii) Short events like mouse action
iv) Keyboard inputs
How can the processor ignore other interrupts when it is servicing one
When dealing with multiple device interrupts, which mechanism is easy to implement?
Explanation: In this method the processor checks the IRQ bits of all the devices, which ever is enabled first that device is serviced.
The interrupt servicing mechanism in which the requesting device identifies itself to the processor to be serviced is ___________
In vectored interrupts, how does the device identify itself to the processor?
Explanation: By sending the starting address of the routine the device ids the routine required and thereby identifying itself.
The code sent by the device in vectored interrupt is _____ long.
The starting address sent by the device in vectored interrupt is called as __________
The processor indicates to the devices that it is ready to recieve interrupts ________
Explanation: When the processor activates the acknowledge line the devices send their interrupts to the processor.
We describe a protocol of input device communication below:
i) Each device has a distinct address.
ii) The BUS controller scans each device in sequence of increasing address value to determine if the entity wishes to communicate
iii) The device ready to communicate leaves its data in the I/O register
iv) The data is picked up and the controller moves to the step a
Identify the form of communication best describes the I/O mode amongst the following:
Explanation: In polling the processor checks each of the device if they wish to perform data transfer and if they do it performs the particular operation.
Which one of the following is true with regard to a CPU having a single interrupt request line and single interrupt grant line?
i) Neither vectored nor multiple interrupting devices is possible.
ii) Vectored interrupts is not possible but multiple interrupting devices is possible.
iii) Vectored interrupts is possible and multiple interrupting devices is not possible.
iv) Both vectored and multiple interrupting devices is possible.
Which table handle stores the addresses of the interrupt handling sub-routines?
_________ method is used to establish priority by serially connecting all devices that request an interrupt.
Explanation: In Daisy chain mechanism, all the devices are connected using a single request line and they’re serviced based on the interrupting device’s priority.
In daisy chaining device 0 will pass the signal only if it has _______
Explanation: In daisy chaining since there is only one request line and only one acknowledge line, the acknowledge signal passes from device to device until the one with the interrupt is found.
______ interrupt method uses register whose bits are set seperately by interrupt signal for each device.
____ register is used for the purpose of controlling the status of each interrupt request in parallel priority interrupt.
The anded output of the bits of the interrupt register and the mask register are set as input of:
Explanation: In a parallel priority system, the priority of the device is obtained by anding the contents of the interrupt register and the mask register.
Interrupts initiated by an instruction is called as _______