Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev

Digital Electronics

Electrical Engineering (EE) : Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev

The document Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev is a part of the Electrical Engineering (EE) Course Digital Electronics.
All you need of Electrical Engineering (EE) at this link: Electrical Engineering (EE)

Modes of Shift Register Operation.

SISO

A State Table and Timing Diagram illustrating the operation of Fig.5.7.2 is shown in Fig. 5.7.3 where the timing diagram shows the time relationship between the CK pulses and changes at the Q outputs of the circuit. It can be seen that if the serial input goes from 0 to 1 just before CK pulse 1, the Q output of flip-flop FF0 will go high at the rising edge of CK pulse 1. At the next clock pulse rising edge, the logic 1 will be transferred to FF1 and so on until it reaches FF3, and the serial output.

The same action can also be illustrated by a State Table, which, rather than showing timing data, shows the states of the four Q outputs after each clock pulse. After each CK pulse one more flip-flop output is set to 1 until, after 4 pulses, column 4 shows that all Q outputs, including the serial output, are at logic 1. This form of operation is called ‘serial in/serial out’ or SISO.  

              Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev            Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev
         Fig. 5.7.3 Timing Diagram and State Table for SISO Operation

 

SIPO

In Fig. 5.7.4 the shift register is modified to include additional Q outputs from each flip-flop, so allowing the register to input serial data, and output it in both serial and parallel form. The register could therefore now be called both a ‘Serial In/Serial Out and Serial In/Parallel Out’ (SISO/SIPO) register. This format is the basis for converting serial data to parallel data.

Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev

 

PISO

If use is also made of the Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev output, and the additional preset Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev and clear Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev inputs available on many flip-flops, the shift register could be made more versatile still. 

Fig. 5.7.5 shows a shift register modified to enable it to be loaded with a 4-bit parallel number, which may then be shifted right to appear at the serial output one bit at a time. As the ‘Parallel In/Serial Out’ or PISO register also has a serial input, it can also be used as a SISO register, and if extra outputs from each Q output were also included, the register would also have Serial In/Parallel Out (SIPO) operation.

 

Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev

Offer running on EduRev: Apply code STAYHOME200 to get INR 200 off on our premium plan EduRev Infinity!

Related Searches

Free

,

Exam

,

mock tests for examination

,

practice quizzes

,

past year papers

,

Extra Questions

,

shortcuts and tricks

,

Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev

,

MCQs

,

Previous Year Questions with Solutions

,

Semester Notes

,

Summary

,

Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev

,

Viva Questions

,

study material

,

ppt

,

video lectures

,

Important questions

,

Objective type Questions

,

Sample Paper

,

Shift Registers (SISO) And (PISO) Electrical Engineering (EE) Notes | EduRev

,

pdf

;