Electrical Engineering (EE) Exam  >  Electrical Engineering (EE) Notes  >  Analog and Digital Electronics  >  Previous Year Questions- Sequential Logic Circuits - 2

Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE) PDF Download

Q16: The state transition diagram for the logic circuit shown is (2012)
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(a) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(b) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(c)
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(d) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)Ans: 
(d)
Sol: When A = 1, then Q will be selected by MUX and feedback to D flip-flop which gives output Q again.
So, at A = 1, it holds its state. When A = 0, then Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)will be selected by MUX and feedback to D flip-flop and output will be inverted.
Hence, for A =1, it holds the state and for A = 0, it interchange the state i.e. if Q = 0 then it will go to Q = 1 and then it will go to Q = 0.
Therefore, option (D) is correct.

Q17: Consider the given circuit
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)In this circuit, the race around (2012)
(a) does not occur
(b) occur when CLK = 0
(c) occur when CLK = 1 and A = B = 1
(d) occur when CLK = 1 and A = B = 0
Ans:
(a)
Sol: Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)The above circuit is S-R flip-flop. The race around condition occurs in J-K flip-flop.

Q18: A two bit counter circuit is shown below
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)If the state QAQB of the counter at the clock time tn is '10' then the state QAQB of the counter at t+ 3 (after three clock cycles) will be (2011)
(a) 00
(b) 01
(c) 10
(d) 11
Ans:
(c)
Sol: Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)QAQat t+ 3 is '10'

Q19: In the figure, as long as X= 1 and X2= 1, the output Q remains  (2005)
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(a) at 1
(b) at 0
(c) at its initial value
(d) unstable
Ans:
(d)
Sol: As no combination of 'Q' with (X1 and X2) = 1, output is stable.
It always switches its stable state from '1' to '0' and from '0' to '1'.

Q20: Select the circuit, which will produce the given output Q for the input signals X1 and X2 given in the figure (2005)
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(a) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(b) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(c) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(d) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)Ans:
(a)
Sol: Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)From the above table we can write,
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)
Q21: The digital circuit shown in the figure works as (2005)
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(a) JK flip-flop
(b) Clocked RS flip-flop
(c) T flip-flop
(d) Ring counter
Ans: 
(c)
Sol: Truth table of the circuit,
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)
Q22: The digital circuit shown in figure generates a modified clock pulse at the output. Choose the correct output waveform from the options given below. (2004)
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(a) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(b) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(c) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(d) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)Ans:
(b)
Sol: Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)
Q23: A digit circuit which compares two numbers A3A2A1A0 and B3B2B1B0 is shown in figure. To get output Y = 0, choose one pair of correct input numbers. (2004)
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(a) 1010, 1010
(b) 0101, 0101
(c) 0010, 0010
(d) 0010, 1011
Ans: 
(d)
Sol: For a 4-input X-NOR gate output will be zero if number of '1's will be odd.
We also knoew that output of XOR gate will be '1's if number of '1's will be odd.
If number of inputs will be same then output of XOR gate will be '0', so all input to XNOR will be zero. So, output Y will be '1'. Only in option (D) the inputs are different, so Y will be zero.

Q24: The digital circuit using two inverters shown in figure will act as (2004)
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(a) a bistable multi-vibrator
(b) an astable multi-vibrator
(c) a monostable multi-vibrator
(d) an oscillator
Ans:
(a)
Sol: For the both states (0, 1); our system is stable. Therefore, it is bistable multivibrator.

Q25: An X-Y flip-flop, whose Characteristic Table is given below is to be implemented using a J-K flip flop (2003)
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(a) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)

(b) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)
(c) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)
(d) Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)
Ans: (d)
Sol: To make (X-Y) FF using (J-K) FF, (J) should be Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE) and (K) should be (X).

Q26: The shift register shown in figure is initially loaded with the bit pattern 1010. Subsequently the shift register is clocked, and with each clock pulse the pattern gets shifted by one bit position to the right. With each shift, the bit at the serial input is pushed to the left most position (msb). After how many clock pulses will the content of the shift register become 1010 again ? (2003)
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE) (a) 3
(b) 7
(c) 11
(d) 15
Ans:
(b)

Q27: The frequency of the clock signal applied to the rising edge triggered D flip-flop shown in figure is 10 kHz. The frequency of the signal available at Q is (2002)
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)(a)10 kHz
(b) 2.5 kHz
(c) 20 kHz
(d) 5 kHz
Ans: 
(d)
Sol: In toggle mode
Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)

The document Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE) is a part of the Electrical Engineering (EE) Course Analog and Digital Electronics.
All you need of Electrical Engineering (EE) at this link: Electrical Engineering (EE)
137 videos|143 docs|71 tests

Top Courses for Electrical Engineering (EE)

FAQs on Previous Year Questions- Sequential Logic Circuits - 2 - Analog and Digital Electronics - Electrical Engineering (EE)

1. What is a sequential logic circuit?
Ans. A sequential logic circuit is a type of digital circuit where the output depends not only on the present input but also on the past sequence of inputs.
2. What is the difference between sequential and combinational logic circuits?
Ans. In a combinational logic circuit, the output depends only on the present input, while in a sequential logic circuit, the output depends on both the present input and the past sequence of inputs.
3. What are the different types of sequential logic circuits?
Ans. The different types of sequential logic circuits include flip-flops, registers, counters, and shift registers.
4. How do flip-flops work in sequential logic circuits?
Ans. Flip-flops are the basic building blocks of sequential logic circuits. They store one bit of information and can be used to store state information in sequential circuits.
5. How are clock signals used in sequential logic circuits?
Ans. Clock signals are used to synchronize the operation of sequential logic circuits. They ensure that the circuit performs its operations at the right time and in the correct sequence.
137 videos|143 docs|71 tests
Download as PDF
Explore Courses for Electrical Engineering (EE) exam

Top Courses for Electrical Engineering (EE)

Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev
Related Searches

Previous Year Questions with Solutions

,

Viva Questions

,

Objective type Questions

,

Summary

,

Free

,

Extra Questions

,

Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)

,

past year papers

,

Sample Paper

,

video lectures

,

Important questions

,

Semester Notes

,

Exam

,

practice quizzes

,

mock tests for examination

,

ppt

,

Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)

,

Previous Year Questions- Sequential Logic Circuits - 2 | Analog and Digital Electronics - Electrical Engineering (EE)

,

pdf

,

MCQs

,

shortcuts and tricks

,

study material

;