Open Collector Gates | Analog and Digital Electronics - Electrical Engineering (EE) PDF Download

Open Collector Gates

Fig. 3.4.1 shows the internal circuit of an open collector NAND gate. The grey area illustrates a single gate within an IC. Instead of the normal Totem Pole output stage, the single output transistor T3 has its collector brought out to an external pin, which can be connected to an external power supply, at a different voltage to the VCC supply of the IC, via an external load resistor REXT.

In Fig. 3.4.1, when both inputs A and B are at logic 0, the high voltage applied to T1 base will cause it to turn on, so that T1 collector will go to near 0V and T2 will turn off.

As T2 is off there will be virtually no current through R3 so the voltage at T3 gate will be around 0V. T3 will therefore be turned off and the external pull up resistor REXT will pull the collector voltage of T3 up to +V, which will be at the valid logic 1 level of the next gate.

 

                       Open Collector Gates | Analog and Digital Electronics - Electrical Engineering (EE)
                     Fig. 3.4.1 Simplified circuit of an Open Collector NAND Gate

 

Logic Level Translation

Open collector and open drain gates can therefore be used for changing the levels of an output to match the higher or lower logic levels of an input on a different family of gates, when gates of mixed families are used.

Open collector gates can be used with external collector VCC supplies having a voltage typically somewhere between +1.5V to +5.5V for logic gates, Buffer ICs are also available that can operate on collector VCC supplies up to +30V. The maximum value of collector voltage is set by the VOH parameter of the open collector gate.

 

Wired Logic Functions

Open collector ICs are available in most of the logic types, AND, NAND etc, with the exception of OR gates. However open collector gates can be used to make both wired AND and wired OR functions as shown in Figs. 3.4.2 and 3.4.3. The outputs of gates without open collectors must not be connected together, because if the outputs happen to be at opposite logic states, the gate with a logic 0 output will try to sink more current than the logic 1 gate can source, and damage will most probably occur. However with open collector (or drain) gates, a gate output at logic 0 will be sinking current drawn from the external pull up resistor REXT, and any other connected open collector gate trying to output a logic 1 will have its output transistor turned off and so will not be sourcing any current.

 

                     Open Collector Gates | Analog and Digital Electronics - Electrical Engineering (EE)

 

Wired AND

If two or more open collector gate outputs are connected together, any gate with a logic 0 output will pull all other connected outputs to logic 0, giving an output of logic 0 at output X, but if all the connected outputs are at logic 1, then X will be at logic 1, the action of an ‘invisible’ AND gate.

 

Wired OR

It is also possible to implement a wired OR function using open collector (or drain) gates as shown in Fig. 3.4.3, although the explanation here is a little more complex as it involves using Negative Logic.

The circuit in Fig. 3.4.3 is used to obtain the Boolean function (A•B)+(C•D) without using a physical OR gate.

Notice that the circuit in Fig. 3.4.3 is similar to the wired AND circuit in Fig. 3.4.2, except that the two open collector AND gates have been replaced by two open collector NAND gates. The main difference with this circuit however is that to obtain an OR function from what appears to be a wired AND function, Negative Logic is applied.

 

       Open Collector Gates | Analog and Digital Electronics - Electrical Engineering (EE)

The document Open Collector Gates | Analog and Digital Electronics - Electrical Engineering (EE) is a part of the Electrical Engineering (EE) Course Analog and Digital Electronics.
All you need of Electrical Engineering (EE) at this link: Electrical Engineering (EE)
137 videos|143 docs|71 tests

Top Courses for Electrical Engineering (EE)

FAQs on Open Collector Gates - Analog and Digital Electronics - Electrical Engineering (EE)

1. What is an open collector gate?
Ans. An open collector gate, also known as an open drain gate, is a digital logic gate that can sink current but cannot source current. In other words, it can pull the output signal to a low state (logic 0) by sinking current to ground, but it cannot actively drive the output to a high state (logic 1). Instead, it relies on a pull-up resistor to passively pull the output to a high state.
2. How does an open collector gate work?
Ans. An open collector gate typically consists of a transistor, usually a bipolar junction transistor (BJT), with its collector terminal connected to the output. When the gate receives a control signal to turn on, the transistor's collector terminal becomes connected to ground, allowing current to flow and pulling the output to a low state. When the control signal turns off, the transistor goes into an off state, and the output is pulled to a high state through a pull-up resistor.
3. What are the advantages of using open collector gates?
Ans. Open collector gates offer several advantages, including: - Flexibility: Open collector gates can be easily connected together to form wired-AND or wired-OR logic functions, allowing for more complex circuit designs. - Level-shifting: They can be used to interface different voltage levels between components, as the pull-up resistor can be chosen to match the required voltage level. - Fault tolerance: If a short circuit or overload occurs on the output, the open collector gate can handle higher currents without damaging the circuit. - Bus sharing: Multiple devices can share a common bus line by using open collector gates, allowing for efficient communication between devices.
4. What are some common applications of open collector gates?
Ans. Open collector gates find applications in various electronic systems, including: - Interfacing with displays: Open collector gates can be used to control segments or pixels in displays by sinking current to illuminate specific elements. - Communication protocols: They are commonly used in protocols like I2C and SMBus, where devices can share a bus and communicate by pulling the bus lines low. - Driving relays: Open collector gates can control relay circuits by sinking current to activate the relay coil. - Open-drain signaling: They are utilized in communication interfaces such as UART or SPI, where multiple devices can share a common bus line with open-drain outputs.
5. Can open collector gates be used for driving high logic levels?
Ans. While open collector gates are primarily designed for sinking current and pulling the output low, they can indirectly drive high logic levels by utilizing a pull-up resistor. The pull-up resistor passively pulls the output to a high state when the open collector gate is turned off. However, it's important to choose an appropriate pull-up resistor value to ensure proper voltage levels and avoid excessive current flow.
137 videos|143 docs|71 tests
Download as PDF
Explore Courses for Electrical Engineering (EE) exam

Top Courses for Electrical Engineering (EE)

Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev
Related Searches

Open Collector Gates | Analog and Digital Electronics - Electrical Engineering (EE)

,

Viva Questions

,

Exam

,

Sample Paper

,

ppt

,

Extra Questions

,

Open Collector Gates | Analog and Digital Electronics - Electrical Engineering (EE)

,

Semester Notes

,

Objective type Questions

,

Previous Year Questions with Solutions

,

practice quizzes

,

past year papers

,

study material

,

mock tests for examination

,

Free

,

video lectures

,

Important questions

,

Summary

,

Open Collector Gates | Analog and Digital Electronics - Electrical Engineering (EE)

,

pdf

,

MCQs

,

shortcuts and tricks

;