Electrical Engineering (EE) Exam  >  Electrical Engineering (EE) Tests  >  Test: D Flip Flops - Electrical Engineering (EE) MCQ

Test: D Flip Flops - Electrical Engineering (EE) MCQ


Test Description

15 Questions MCQ Test - Test: D Flip Flops

Test: D Flip Flops for Electrical Engineering (EE) 2024 is part of Electrical Engineering (EE) preparation. The Test: D Flip Flops questions and answers have been prepared according to the Electrical Engineering (EE) exam syllabus.The Test: D Flip Flops MCQs are made for Electrical Engineering (EE) 2024 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: D Flip Flops below.
Solutions of Test: D Flip Flops questions in English are available as part of our course for Electrical Engineering (EE) & Test: D Flip Flops solutions in Hindi for Electrical Engineering (EE) course. Download more important topics, notes, lectures and mock test series for Electrical Engineering (EE) Exam by signing up for free. Attempt Test: D Flip Flops | 15 questions in 30 minutes | Mock test for Electrical Engineering (EE) preparation | Free important questions MCQ to study for Electrical Engineering (EE) Exam | Download free PDF with solutions
Test: D Flip Flops - Question 1

In D flip-flop, D stands for _____________

Detailed Solution for Test: D Flip Flops - Question 1

The D of D-flip-flop stands for “data”. It stores the value on the data line.

Test: D Flip Flops - Question 2

The D flip-flop has ______ output/outputs.

Detailed Solution for Test: D Flip Flops - Question 2

The D flip-flop has two outputs: Q and Q complement. The D flip-flop has one input. The D of D-flip-flop stands for “data”. It stores the value on the data line.

1 Crore+ students have signed up on EduRev. Have you? Download the App
Test: D Flip Flops - Question 3

In D flip-flop, if clock input is LOW, the D input ___________

Detailed Solution for Test: D Flip Flops - Question 3

In D flip-flop, if clock input is LOW, the D input has no effect, since the set and reset inputs of the NAND flip-flop are kept HIGH.

Test: D Flip Flops - Question 4

Which statement describes the BEST operation of a negative-edge-triggered D flip-flop?

Detailed Solution for Test: D Flip Flops - Question 4

By the truth table of D flip flop, we can observe that Q always depends on D. Hence, for every negative trigger pulse, the logic at input D is shifted to Output Q.

Test: D Flip Flops - Question 5

With regard to a D latch ________

Detailed Solution for Test: D Flip Flops - Question 5

Latch is nothing but flip flop which holds the o/p or i/p state. And in D flip-flop output follows the input. It stores the value on the data line.

Test: D Flip Flops - Question 6

Which of the following describes the operation of a positive edge-triggered D flip-flop?

Detailed Solution for Test: D Flip Flops - Question 6

Edge-triggered flip-flop means the device will change state during the rising or falling edge of the clock pulse. The main phenomenon of the D flip-flop is that the o/p will follow the i/p when the enable pin is HIGH.

Test: D Flip Flops - Question 7

A positive edge-triggered D flip-flop will store a 1 when ________

Detailed Solution for Test: D Flip Flops - Question 7

A positive edge-triggered D flip-flop will store a 1 when the D input is HIGH and the clock transitions from LOW to HIGH. While a negative edge-triggered D flip-flop will store a 0 when the D input is HIGH and the clock transitions from HIGH to LOW.

Test: D Flip Flops - Question 8

The characteristic equation of D-flip-flop implies that ___________

Detailed Solution for Test: D Flip Flops - Question 8

A characteristic equation is needed when a specific gate requires a specific output in order to satisfy the truth table. The characteristic equation of D flip-flop is given by Q(n+1) = D; which indicates that the next state is independent of the present state.

Test: D Flip Flops - Question 9

A D flip-flop can be constructed from an ______ flip-flop.

Detailed Solution for Test: D Flip Flops - Question 9

A D flip-flop can be constructed from an S-R flip-flop by inserting an inverter between S and R and assigning the symbol D to the S input.

Test: D Flip Flops - Question 10

 In D flip-flop, if clock input is HIGH & D=1, then output is ___________

Detailed Solution for Test: D Flip Flops - Question 10

If clock input is HIGH & D=1, then output is 0. It can be observed from this diagram:

Test: D Flip Flops - Question 11

Which of the following is correct for a gated D flip-flop?

Detailed Solution for Test: D Flip Flops - Question 11

If clock is high then the D flip-flop operate and we know that input is equals to output in case of D flip-flop. It stores the value on the data line.

Test: D Flip Flops - Question 12

Which of the following is correct for a D latch?

Detailed Solution for Test: D Flip Flops - Question 12

If the clock is HIGH then the D flip-flop operates and we know that input equals to output in case of D flip flop. It stores the value on the data line.

Test: D Flip Flops - Question 13

A D flip-flop utilizing a PGT clock is in the CLEAR state. Which of the following input actions will cause it to change states?

Detailed Solution for Test: D Flip Flops - Question 13

PGT refers to Positive Going Transition and NGT refers to negative Going Transition. Earlier, the DFF is in a clear state (output is 0). So, if D = 1 then in the next stage output will be 1 and hence the stage will be changed.

Test: D Flip Flops - Question 14

Why do the D flip-flops receive its designation or nomenclature as ‘Data Flip-flops’?

Detailed Solution for Test: D Flip Flops - Question 14

Due to its capability to transfer the data into flip-flop. D-flip-flops stores the value on the data line.

Test: D Flip Flops - Question 15

In an asynchronous counter using D flip - flop, which of the following is true? 

Detailed Solution for Test: D Flip Flops - Question 15

The correct answer is option 2 .i.e. Output of one flop is given as the clock to the next flip-flop.
Concept:

  • Asynchronous Counter: This type of counter doesn't have a central clock signal for all flip-flops.
  • D Flip-Flops: These are used because their output (Q) directly represents the data to be stored when the clock pulse arrives.
  • Clock from Previous Flip-Flop: The output (Q) of one flip-flop is connected to the clock input of the next flip-flop in the counter chain.
    This creates a cascading effect where a change in the first flip-flop triggers a change in the subsequent flip-flops one by one.

Additional Information

  • Independent Clock Signals: This wouldn't create a reliable counting sequence, as the independent clocks might not be perfectly synchronized.
  • Alternate Flip-Flops with Same Clock: This configuration wouldn't create a proper counting sequence either.
  • Same Clock to All: While technically possible, using a single clock for all flip-flops would defeat the purpose of an asynchronous counter.
    It would be simpler to use a synchronous counter with a common clock for all flip-flops.
Information about Test: D Flip Flops Page
In this test you can find the Exam questions for Test: D Flip Flops solved & explained in the simplest way possible. Besides giving Questions and answers for Test: D Flip Flops, EduRev gives you an ample number of Online tests for practice

Top Courses for Electrical Engineering (EE)

Download as PDF

Top Courses for Electrical Engineering (EE)