Electrical Engineering (EE) Exam  >  Electrical Engineering (EE) Tests  >  Test: S-R Flip Flop - Electrical Engineering (EE) MCQ

Test: S-R Flip Flop - Electrical Engineering (EE) MCQ


Test Description

15 Questions MCQ Test - Test: S-R Flip Flop

Test: S-R Flip Flop for Electrical Engineering (EE) 2024 is part of Electrical Engineering (EE) preparation. The Test: S-R Flip Flop questions and answers have been prepared according to the Electrical Engineering (EE) exam syllabus.The Test: S-R Flip Flop MCQs are made for Electrical Engineering (EE) 2024 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: S-R Flip Flop below.
Solutions of Test: S-R Flip Flop questions in English are available as part of our course for Electrical Engineering (EE) & Test: S-R Flip Flop solutions in Hindi for Electrical Engineering (EE) course. Download more important topics, notes, lectures and mock test series for Electrical Engineering (EE) Exam by signing up for free. Attempt Test: S-R Flip Flop | 15 questions in 30 minutes | Mock test for Electrical Engineering (EE) preparation | Free important questions MCQ to study for Electrical Engineering (EE) Exam | Download free PDF with solutions
Test: S-R Flip Flop - Question 1

If the counter has 3 flip-flops, then the maximum binary number that it counts is equal to:

Detailed Solution for Test: S-R Flip Flop - Question 1

Concept:

The maximum no. of states that can be represented by N flip-flops is given by:

No. of states = 2N

Calculation:

Given, N = 3

No. of states = 23 = 8

The states from 0 to 7 are represented by 3 flip-flops.

 The maximum binary number is 111

Test: S-R Flip Flop - Question 2

In which of the following condition the SR flip flop are unstable?

Detailed Solution for Test: S-R Flip Flop - Question 2

An un-clocked R-S flip flop using NOR gates is as shown:

The truth table for the circuit is shown:

1 Crore+ students have signed up on EduRev. Have you? Download the App
Test: S-R Flip Flop - Question 3

Identify the following sequential component.

Detailed Solution for Test: S-R Flip Flop - Question 3

The given sequential component is of RS Flip Flop.

Here A = R and B = S

 

The truth table for the circuit is shown:

Test: S-R Flip Flop - Question 4

The S-R latch is an example of:

Detailed Solution for Test: S-R Flip Flop - Question 4

Latches and Flip-Flop:

  • Latches and flip-flops are the basic elements to store 1-bit of data. Hence they are also known as a one-bit memory element.
  • Latches change the output continuously when there is a change in the input, i.e. they are level triggered.
  • Flip-flop is a combination of latch and clock. It changes the output that is adjusted by the clock.
  • The main difference between a latch and a flip-flop is that a flip-flop has a clock signal, whereas a latch does not.
  • We can say that a flip-flop without a clock is a latch.
  • Latches are asynchronous, which means that the output of a latch depends on its input.
  • Basically, there are 4 types of latches: SR latch, JK latch, D latch, T latch.
Test: S-R Flip Flop - Question 5

A feature that distinguishes the JK flip flop from the SR flip flop is the

Detailed Solution for Test: S-R Flip Flop - Question 5

In J-K flip flop when both inputs are HIGH, the output toggles i.e. it changes from high to low and low to high periodically when both the inputs are 1.
For an SR flip flop, however, when both the inputs are HIGH, we encounter an invalid state, which is not present for a JK flip flop.
This is explained with the help of the following function table:

​Similarly, for a JK flip flop, the block diagram along with the function table is as shown:

Features that distinguish:

a) When both S and R inputs are 1, output goes to a metastable state but when both the inputs of J and K are 1 output is in toggle state with respect to the previous state.

b) JK flip flop is often termed as Universal flip flop because all other flips like D, T, and SR can be derived from that while this is not the case with respect to SR flip flops.

c) SR flip flops when used as latch can be helpful in the bounce elimination of the switches which is one of its major advantages while this is not the case with JK flip flops.

Test: S-R Flip Flop - Question 6

The correct combination of characteristic equation Qn + 1 of S-R flipflop and J-K flipflop respectively is

Detailed Solution for Test: S-R Flip Flop - Question 6

SR flip flop: 

Characteristic Table of SR flip flop

Qn+1 = S + R̅ Qn

JK flip flop:

Characteristic Table of JK flip flop

Qn+1 = JQ̅n + K̅Qn

Test: S-R Flip Flop - Question 7

The present state of the output of an SR flip flop is HIGH. If both its inputs become LOW, what would be the new state of the output?

Detailed Solution for Test: S-R Flip Flop - Question 7

The implementation of JK flip flop from SR latch is shown.

The truth table for SR flip flop is given as

From the truth-table, we can see if the two inputs S and R are 0 0, then the output remains in the previous state. So, if Qn = High then Qn+1 = High

Test: S-R Flip Flop - Question 8

If both inputs of S-R NAND latch are low, the output will be

Detailed Solution for Test: S-R Flip Flop - Question 8

A NAND gate latch circuit, from the truth table we get

For low inputs, the output will be Unpredictable.

Test: S-R Flip Flop - Question 9

Consider the given circuit. In this circuit, the race around

Detailed Solution for Test: S-R Flip Flop - Question 9

The circuit is a SR flip-flop with input A = S and B = R. In SR flip-flop there is no race around condition for any combination of input.

Note :

11 is a not allowed state because the output Q and Q'  will be 1. 

For race around Q should toggle.

It occurs in JK flip flop when J=K=1 and there is unequal propagation delay.

Test: S-R Flip Flop - Question 10

How many flip-flops are required to build a binary counter circuit to count from 0 to 1023 ?

Detailed Solution for Test: S-R Flip Flop - Question 10

Concept:

Counters:

  • It is a sequential logic circuit that has a clock input signal and a group of output signals
  • It represents an integer "counts" value.
  • Internally, counters use flip-flops to represent the current counts and to retain the counts between clocks.
  • N values can be counted with n number of flip flops. its relation is given by-

2n ≥ N

where, N = number of counts

n = number of flip flops

Calculation-

Given- N= 1023

 2n ≥ 1023

 n = 10

 Hence total of 10 flip flops are required to count from 0 to 1023.

Test: S-R Flip Flop - Question 11

For SR flip-flop with NOR gates, the undefined state is

Detailed Solution for Test: S-R Flip Flop - Question 11

An un-clocked R-S flip flop using NOR gates is as shown:

The truth table for the circuit is shown:

Test: S-R Flip Flop - Question 12

What is one disadvantage of an S-R flip-flop ?

Detailed Solution for Test: S-R Flip Flop - Question 12

An unclocked R-S flip flop using NOR gates is as shown:

The truth table for the circuit is shown:

When the S and R inputs of an SR flipflop are at logical 1, then the output becomes unstable and it is known as a race condition. 

So, the main disadvantage of the SR flip flop is invalid output when both inputs are high. 

Test: S-R Flip Flop - Question 13

A negative edge triggered flip flop transfers data from input to output on the:

Detailed Solution for Test: S-R Flip Flop - Question 13

An edge-triggered flip-flop change states either at the positive edge (rising edge) or at the negative edge (falling edge) of the clock pulse on the control input.

A negative edge triggered flip flop transfers data from input on the high to low transition of the clock pulse.

Test: S-R Flip Flop - Question 14

The circuits of NOR based S-R latch classified as asynchronous sequential circuits, why?

Detailed Solution for Test: S-R Flip Flop - Question 14

The cross-coupled connections from the output of one gate to the input of the other gate constitute a feedback path. For this reason, the circuits of NOR based S-R latch classified as asynchronous sequential circuits. Moreover, they are referred to as asynchronous because they function in the absence of a clock pulse.

Test: S-R Flip Flop - Question 15

A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates?

Detailed Solution for Test: S-R Flip Flop - Question 15

The basic S-R flip-flop can be constructed by cross coupling of NOR or NAND gates. Cross coupling means the output of second gate is fed to the input of first gate and vice-versa.

Information about Test: S-R Flip Flop Page
In this test you can find the Exam questions for Test: S-R Flip Flop solved & explained in the simplest way possible. Besides giving Questions and answers for Test: S-R Flip Flop, EduRev gives you an ample number of Online tests for practice

Top Courses for Electrical Engineering (EE)

Download as PDF

Top Courses for Electrical Engineering (EE)