Test: Basic FET Circuits

Question 1

In the circuit shown in fig. the transistor parameters are as follows:

Threshold voltage V_TN= 2V

Conduction parameter K_n = 0.5mA/V²

Que:

V_GS = ?

Accepted Answer

2.05 V

Answer

6.43 V

Answer

4.86 V

Answer

3.91 V

Question 2

In the circuit shown in fig. the transistor parameters are as follows:

Threshold voltage V_TN= 2V

Conduction parameter K_n = 0.5mA/V²

Que:

I_D =?

Accepted Answer

0.775 mA

Answer

1.863 mA

Answer

1.485 mA

Answer

None of the above

Question 3

In the circuit shown in fig. the transistor parameters are as follows:

Threshold voltage V_TN= 2V

Conduction parameter K_n = 0.5mA/V²

Que:

V_DS = ?

Accepted Answer

5.35 V

Answer

4.59 V

Answer

3.43 V

Answer

6.48 V

Question 4

In the circuit shown in fig. the transistor parameter are as follows:

Que:

V_GS =?

Accepted Answer

3.62 V

Answer

&#6;3.62 V

Answer

&#6;0.74 V

Answer

0.74 V

Question 5

In the circuit shown in fig. the transistor parameter are as follows:

Que: I_D = ?

Accepted Answer

4.76 mA

Answer

13.5 mA

Answer

10 mA

Answer

19.24 mA

Question 6

The parameter of the transistor in fig. are V_TN = 1.2 V, K_n = 0.5mA / V² and λ = 0. The voltage V_DS is

Accepted Answer

1.52 V

Answer

1.69 V

Answer

1.84 V

Answer

0

Question 7

The parameter of the transistor in fig. are V_TN = 0.6 V and K_n = 0.2 mA / V² . The voltage V_S is

Accepted Answer

&#6;1.72 V

Answer

1.72 V

Answer

7.28 V

Answer

&#6;7.28 V

Question 8

In the circuit of fig. the transistor parameters are V_TN = 1.7 V and K_n = 0.4mA / V².

If I_D = 0.8 mA and V_D = 1 V, then value of resistor R_S and R_D are respectively

Accepted Answer

2.36 kΩ,5 kΩ

Answer

5 kΩ, 2.36 kΩ

Answer

6.43 kΩ, 8.4 kΩ

Answer

8.4 kΩ, 6.43 kΩ

Question 9

In the circuit of fig. the PMOS transistor has parameter V_TP = 1.5 V, k_p' = 25 μA/V² , L = 4 μm and λ = 0.If I_D = 0.1 mA and V_SD = 2.5 V, then value of W will be

Accepted Answer

32 &#956;m

Answer

15 &#956;m

Answer

1.6 &#956;m

Answer

3.2 &#956;m

Question 10

The PMOS transistor in fig. has parameters

Accepted Answer

5 kΩ,4 kΩ

Answer

4 kΩ, 5.8 kΩ

Answer

4 kΩ,5 kΩ

Answer

5.8 kΩ,4 kΩ

Question 11

The parameters for the transistor in circuit of fig. are V_TN = 2 V and K_n = 0.2mA / V². The power dissipated in the transistor is

Accepted Answer

2.34 mW

Answer

5.84 mW

Answer

0.26 mW

Answer

58.4 mW

Question 12

Consider the circuit shown in fig.

The both transistor have parameter as follows

V_TN = 0.8V, k_n' = 30 μA/V²

Que: If the width-to-length ratios of M₁ and M₂ are

(W/L)₁ = (W/L)₂ = 40

The output V_o is

Accepted Answer

2.5 V

Answer

&#6;2.5 V

Answer

5 V

Answer

0 V

Question 13

Consider the circuit shown in fig.

The both transistor have parameter as follows

V_TN = 0.8V, k_n' = 30 μA/V²

Que: If the ratio is (W/L)₁ = 40 and (W/L)₂ = 15, then v₀ is

Accepted Answer

2.91 V

Answer

2.09 V

Answer

3.41 V

Answer

1.59 V

Question 14

In the circuit of fig. the transistor parameters are V_TN =1 V and k_n' = 36 μA/ V² .If I_D = 0.5 mA, V₁ = 5 V and V₂= 2 V then the width to-length ratio required in each transistor is

Accepted Answer

A

Answer

B

Answer

C

Answer

D

Question 15

The transistors in the circuit of fig. have parameter V_TN = 0.8V, k_n' = 40 μA/V² and λ = 0 .The width-to-length ratio of M₂ is (W/L)₂ = 1. If V_o = 0.10V when v_i = 5 V, then (W/L)₁ for M₁ is

Accepted Answer

20.3

Answer

47.5

Answer

28.4

Answer

40.5

GATE Electrical Engineering (EE) Test: Basic FET Circuits Free Online Test

MCQ Practice Test & Solutions: Test: Basic FET Circuits (15 Questions)

In the circuit shown in fig. the transistor parameters are as follows:
Threshold voltage V_TN= 2V
Conduction parameter K_n = 0.5mA/V²
Que:
V_GS = ?

In the circuit shown in fig. the transistor parameters are as follows:
Threshold voltage V_TN= 2V
Conduction parameter K_n = 0.5mA/V²
Que:
I_D =?

In the circuit shown in fig. the transistor parameters are as follows:
Threshold voltage V_TN= 2V
Conduction parameter K_n = 0.5mA/V²
Que:
V_DS = ?

In the circuit shown in fig. the transistor parameter are as follows:
Que:
V_GS =?

In the circuit shown in fig. the transistor parameter are as follows:
Que: I_D = ?

The parameter of the transistor in fig. are V_TN = 1.2 V, K_n = 0.5mA / V² and λ = 0. The voltage V_DS is

The parameter of the transistor in fig. are V_TN = 0.6 V and K_n = 0.2 mA / V² . The voltage V_S is

In the circuit of fig. the transistor parameters are V_TN = 1.7 V and K_n = 0.4mA / V².
If I_D = 0.8 mA and V_D = 1 V, then value of resistor R_S and R_D are respectively

In the circuit of fig. the PMOS transistor has parameter V_TP = 1.5 V, k_p' = 25 μA/V² , L = 4 μm and λ = 0.If I_D = 0.1 mA and V_SD = 2.5 V, then value of W will be

The PMOS transistor in fig. has parameters

The parameters for the transistor in circuit of fig. are V_TN = 2 V and K_n = 0.2mA / V². The power dissipated in the transistor is

Consider the circuit shown in fig.
The both transistor have parameter as follows
V_TN = 0.8V, k_n' = 30 μA/V²
Que: If the width-to-length ratios of M₁ and M₂ are
(W/L)₁ = (W/L)₂ = 40
The output V_o is

Consider the circuit shown in fig.
The both transistor have parameter as follows
V_TN = 0.8V, k_n' = 30 μA/V²
Que: If the ratio is (W/L)₁ = 40 and (W/L)₂ = 15, then v₀ is

In the circuit of fig. the transistor parameters are V_TN =1 V and k_n' = 36 μA/ V² .If I_D = 0.5 mA, V₁ = 5 V and V₂= 2 V then the width to-length ratio required in each transistor is

The transistors in the circuit of fig. have parameter V_TN = 0.8V, k_n' = 40 μA/V² and λ = 0 .The width-to-length ratio of M₂ is (W/L)₂ = 1. If V_o = 0.10V when v_i = 5 V, then (W/L)₁ for M₁ is

GATE Electrical Engineering (EE) Mock Test Series 2027

GATE Electrical Engineering (EE) Mock Test Series 2027

Top Courses for Electrical Engineering (EE)

Schools

Competitive Exams

International Exams

Quick Links

About this Electrical Engineering (EE) Practice Test

Explore more Electrical Engineering (EE) Study Resources

GATE Electrical Engineering (EE) Test: Basic FET Circuits Free Online Test

MCQ Practice Test & Solutions: Test: Basic FET Circuits (15 Questions)

In the circuit shown in fig. the transistor parameters are as follows:Threshold voltage VTN = 2VConduction parameter Kn = 0.5mA/V2Que: VGS = ?

In the circuit shown in fig. the transistor parameters are as follows:Threshold voltage VTN = 2VConduction parameter Kn = 0.5mA/V2Que:ID =?

In the circuit shown in fig. the transistor parameters are as follows:Threshold voltage VTN = 2VConduction parameter Kn = 0.5mA/V2Que: VDS = ?

In the circuit shown in fig. the transistor parameter are as follows:Que: VGS =?

In the circuit shown in fig. the transistor parameter are as follows:Que: ID = ?

The parameter of the transistor in fig. are VTN = 1.2 V, Kn = 0.5mA / V2 and λ = 0. The voltage VDS is

The parameter of the transistor in fig. are VTN = 0.6 V and Kn = 0.2 mA / V2 . The voltage VS is

In the circuit of fig. the transistor parameters are VTN = 1.7 V and Kn = 0.4mA / V2.If ID = 0.8 mA and VD = 1 V, then value of resistor RS and RD are respectively

In the circuit of fig. the PMOS transistor has parameter VTP = 1.5 V, kp' = 25 μA/V2 , L = 4 μm and λ = 0.If ID = 0.1 mA and VSD = 2.5 V, then value of W will be

The PMOS transistor in fig. has parameters

The parameters for the transistor in circuit of fig. are VTN = 2 V and Kn = 0.2mA / V2. The power dissipated in the transistor is

Consider the circuit shown in fig.The both transistor have parameter as followsVTN = 0.8V, kn' = 30 μA/V2Que: If the width-to-length ratios of M1 and M2 are(W/L)1 = (W/L)2 = 40The output Vo is

Consider the circuit shown in fig.The both transistor have parameter as followsVTN = 0.8V, kn' = 30 μA/V2Que: If the ratio is (W/L)1 = 40 and (W/L)2 = 15, then v0 is

In the circuit of fig. the transistor parameters are VTN =1 V and kn' = 36 μA/ V2 .If ID = 0.5 mA, V1 = 5 V and V2 = 2 V then the width to-length ratio required in each transistor is

The transistors in the circuit of fig. have parameter VTN = 0.8V, kn' = 40 μA/V2 and λ = 0 .The width-to-length ratio of M2 is (W/L)2 = 1. If Vo = 0.10V when vi = 5 V, then (W/L)1 for M1 is

GATE Electrical Engineering (EE) Mock Test Series 2027

GATE Electrical Engineering (EE) Mock Test Series 2027

Top Courses for Electrical Engineering (EE)

About this Electrical Engineering (EE) Practice Test

Explore more Electrical Engineering (EE) Study Resources

In the circuit shown in fig. the transistor parameters are as follows:
Threshold voltage V_TN= 2V
Conduction parameter K_n = 0.5mA/V²
Que:
V_GS = ?

In the circuit shown in fig. the transistor parameters are as follows:
Threshold voltage V_TN= 2V
Conduction parameter K_n = 0.5mA/V²
Que:
I_D =?

In the circuit shown in fig. the transistor parameters are as follows:
Threshold voltage V_TN= 2V
Conduction parameter K_n = 0.5mA/V²
Que:
V_DS = ?

In the circuit shown in fig. the transistor parameter are as follows:
Que:
V_GS =?

In the circuit shown in fig. the transistor parameter are as follows:
Que: I_D = ?

The parameter of the transistor in fig. are V_TN = 1.2 V, K_n = 0.5mA / V² and λ = 0. The voltage V_DS is

The parameter of the transistor in fig. are V_TN = 0.6 V and K_n = 0.2 mA / V² . The voltage V_S is

In the circuit of fig. the transistor parameters are V_TN = 1.7 V and K_n = 0.4mA / V².
If I_D = 0.8 mA and V_D = 1 V, then value of resistor R_S and R_D are respectively

In the circuit of fig. the PMOS transistor has parameter V_TP = 1.5 V, k_p' = 25 μA/V² , L = 4 μm and λ = 0.If I_D = 0.1 mA and V_SD = 2.5 V, then value of W will be

The parameters for the transistor in circuit of fig. are V_TN = 2 V and K_n = 0.2mA / V². The power dissipated in the transistor is

Consider the circuit shown in fig.
The both transistor have parameter as follows
V_TN = 0.8V, k_n' = 30 μA/V²
Que: If the width-to-length ratios of M₁ and M₂ are
(W/L)₁ = (W/L)₂ = 40
The output V_o is

Consider the circuit shown in fig.
The both transistor have parameter as follows
V_TN = 0.8V, k_n' = 30 μA/V²
Que: If the ratio is (W/L)₁ = 40 and (W/L)₂ = 15, then v₀ is

In the circuit of fig. the transistor parameters are V_TN =1 V and k_n' = 36 μA/ V² .If I_D = 0.5 mA, V₁ = 5 V and V₂= 2 V then the width to-length ratio required in each transistor is

The transistors in the circuit of fig. have parameter V_TN = 0.8V, k_n' = 40 μA/V² and λ = 0 .The width-to-length ratio of M₂ is (W/L)₂ = 1. If V_o = 0.10V when v_i = 5 V, then (W/L)₁ for M₁ is