Electrical Engineering (EE) Exam  >  Electrical Engineering (EE) Tests  >  Test: Digital Electronics - 3 - Electrical Engineering (EE) MCQ

Test: Digital Electronics - 3 - Electrical Engineering (EE) MCQ


Test Description

25 Questions MCQ Test - Test: Digital Electronics - 3

Test: Digital Electronics - 3 for Electrical Engineering (EE) 2024 is part of Electrical Engineering (EE) preparation. The Test: Digital Electronics - 3 questions and answers have been prepared according to the Electrical Engineering (EE) exam syllabus.The Test: Digital Electronics - 3 MCQs are made for Electrical Engineering (EE) 2024 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: Digital Electronics - 3 below.
Solutions of Test: Digital Electronics - 3 questions in English are available as part of our course for Electrical Engineering (EE) & Test: Digital Electronics - 3 solutions in Hindi for Electrical Engineering (EE) course. Download more important topics, notes, lectures and mock test series for Electrical Engineering (EE) Exam by signing up for free. Attempt Test: Digital Electronics - 3 | 25 questions in 25 minutes | Mock test for Electrical Engineering (EE) preparation | Free important questions MCQ to study for Electrical Engineering (EE) Exam | Download free PDF with solutions
Test: Digital Electronics - 3 - Question 1

A decade counter

Test: Digital Electronics - 3 - Question 2

The range of signed decimal number that can be represented by 6 bit in complement number is

1 Crore+ students have signed up on EduRev. Have you? Download the App
Test: Digital Electronics - 3 - Question 3

Schottky clamping is resorted to in TTL gates

Test: Digital Electronics - 3 - Question 4

In 8085 microprocessor, which of the following interrupts has the highest priority?

Test: Digital Electronics - 3 - Question 5

The circuit shown in the figure is a

Test: Digital Electronics - 3 - Question 6

Assertion (A): An SR latch has the problem of RAC condition

Reason (R): While designing a digital circuit RAC condition should be avoided.

Test: Digital Electronics - 3 - Question 7

In a clocked NAND latch, race condition occur when

Test: Digital Electronics - 3 - Question 8

In 1-to-4 demultiplexer, how many select lines are required?

Detailed Solution for Test: Digital Electronics - 3 - Question 8

The formula for total no. of outputs is given by: 2^n, where n is the no. of select lines.

Test: Digital Electronics - 3 - Question 9

In Von-Neumann-or Princeton-type computers, the program

Test: Digital Electronics - 3 - Question 10

Which of them radiates emission?

Test: Digital Electronics - 3 - Question 11

A full adder has two outputs SUM and CARRY.

Test: Digital Electronics - 3 - Question 12

For the circuit shown in the figure, what is the frequency of the output Q?

Test: Digital Electronics - 3 - Question 13

Which two rows represent identical binary numbers?

Test: Digital Electronics - 3 - Question 14

How many input-output ports can be accessed by direct method of 8085 μp?

Test: Digital Electronics - 3 - Question 15

The binary equivalent of 4096.90625 is

Test: Digital Electronics - 3 - Question 16

When two 16-input multiplexers drive a 2-input MUX, what is the result?

Test: Digital Electronics - 3 - Question 17

In floating point number 0110100000010101, the exponent is equal to __________ 10

Test: Digital Electronics - 3 - Question 18

Two voltages are -5 V and -10 V. In positive logic

Test: Digital Electronics - 3 - Question 19

figure shows three pulse train inputs to a 3-input OR gate. Assuming positive logic, the output pulse rate train in figure (b) would be

Test: Digital Electronics - 3 - Question 20

The advantage of using dual slope ADC in digital voltmeter is that

Test: Digital Electronics - 3 - Question 21

Which multivibrator can be used as a clock timer?

Test: Digital Electronics - 3 - Question 22

T-flip-flop is commonly used as

Test: Digital Electronics - 3 - Question 23

In the NMOS inverter

Test: Digital Electronics - 3 - Question 24

For the switch circuit, taking open as 0 and closed as 1, the expression for the circuit is Y. Y is given by

Test: Digital Electronics - 3 - Question 25

Assuming accumulator contain A 64 and the carry is set (1).What will register A and (CY) contain after RAR?

Information about Test: Digital Electronics - 3 Page
In this test you can find the Exam questions for Test: Digital Electronics - 3 solved & explained in the simplest way possible. Besides giving Questions and answers for Test: Digital Electronics - 3, EduRev gives you an ample number of Online tests for practice

Top Courses for Electrical Engineering (EE)

Download as PDF

Top Courses for Electrical Engineering (EE)