Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Tests  >  GATE Computer Science Engineering(CSE) 2025 Mock Test Series  >  Test: Combinational Circuit- 1 - Computer Science Engineering (CSE) MCQ

Test: Combinational Circuit- 1 - Computer Science Engineering (CSE) MCQ


Test Description

10 Questions MCQ Test GATE Computer Science Engineering(CSE) 2025 Mock Test Series - Test: Combinational Circuit- 1

Test: Combinational Circuit- 1 for Computer Science Engineering (CSE) 2024 is part of GATE Computer Science Engineering(CSE) 2025 Mock Test Series preparation. The Test: Combinational Circuit- 1 questions and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus.The Test: Combinational Circuit- 1 MCQs are made for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: Combinational Circuit- 1 below.
Solutions of Test: Combinational Circuit- 1 questions in English are available as part of our GATE Computer Science Engineering(CSE) 2025 Mock Test Series for Computer Science Engineering (CSE) & Test: Combinational Circuit- 1 solutions in Hindi for GATE Computer Science Engineering(CSE) 2025 Mock Test Series course. Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free. Attempt Test: Combinational Circuit- 1 | 10 questions in 30 minutes | Mock test for Computer Science Engineering (CSE) preparation | Free important questions MCQ to study GATE Computer Science Engineering(CSE) 2025 Mock Test Series for Computer Science Engineering (CSE) Exam | Download free PDF with solutions
Test: Combinational Circuit- 1 - Question 1

The term Product-of-sum in Boolean algebra means

Detailed Solution for Test: Combinational Circuit- 1 - Question 1

The Product of Sum (POS) expression comes from the fact that two or more sums (OR's) are added (AND'ed) together. That is the outputs from two or more OR gates are connected to the input of an AND gate so that they are effectively AND'ed together to create the final (OR AND) output.

Test: Combinational Circuit- 1 - Question 2

Which expression is computed by the following NAND-gate circuit diagram:

Detailed Solution for Test: Combinational Circuit- 1 - Question 2

1 Crore+ students have signed up on EduRev. Have you? Download the App
Test: Combinational Circuit- 1 - Question 3

What is the Boolean expression for the following circuit: 

Detailed Solution for Test: Combinational Circuit- 1 - Question 3

Test: Combinational Circuit- 1 - Question 4

A multiplexer is also known as

Detailed Solution for Test: Combinational Circuit- 1 - Question 4

In electronics, a multiplexer (or mux; spelled sometimes as multiplexor), also known as a data selector, is a device that selects between several analog or digital input signals and forwards the selected input to a single output line.

Test: Combinational Circuit- 1 - Question 5

The quantity 837 in excess-3 BCD code would be represented as

Detailed Solution for Test: Combinational Circuit- 1 - Question 5

The quantity 837 is first converted to BCD representation then it is incremented by 3 bit by bit.

Test: Combinational Circuit- 1 - Question 6

Half-adder is also known as

Detailed Solution for Test: Combinational Circuit- 1 - Question 6

A half adder is also known as XOR gate because XOR is applied to both inputs to produce sum.

Test: Combinational Circuit- 1 - Question 7

A comparison between serial and parallel adder reveals that serial order

Detailed Solution for Test: Combinational Circuit- 1 - Question 7

Comparison between serial and parallel adder reveals that serial adder is serial adder is a sequential circuit. A parallel adder is a combinational circuit. In serial adder, propagation delay is less. In parallel adder, propagation delay is present from input carry to output carry.

Test: Combinational Circuit- 1 - Question 8

How many full adders are needed to construct an m-bit parallel adder ;

Detailed Solution for Test: Combinational Circuit- 1 - Question 8

We can construct a m-bit parallel adder by,
(i) m-full adders OR
(ii) (m - 1) full adders and one half adder OR
iii) (2m - 1 ) full adders and (n - 1) OR GATES

Test: Combinational Circuit- 1 - Question 9

Identify the logic function performed by the circuit shown in the given figure:

Detailed Solution for Test: Combinational Circuit- 1 - Question 9

Therefore the above circuit performed exclusive NOR gate.

Test: Combinational Circuit- 1 - Question 10

The logic expression for the output of the circuit shown in the figure below is:

Detailed Solution for Test: Combinational Circuit- 1 - Question 10

55 docs|215 tests
Information about Test: Combinational Circuit- 1 Page
In this test you can find the Exam questions for Test: Combinational Circuit- 1 solved & explained in the simplest way possible. Besides giving Questions and answers for Test: Combinational Circuit- 1, EduRev gives you an ample number of Online tests for practice

Top Courses for Computer Science Engineering (CSE)

Download as PDF

Top Courses for Computer Science Engineering (CSE)