Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Tests  >  Computer Architecture & Organisation (CAO)  >  Test: BUS Structure - Computer Science Engineering (CSE) MCQ

Test: BUS Structure - Computer Science Engineering (CSE) MCQ


Test Description

10 Questions MCQ Test Computer Architecture & Organisation (CAO) - Test: BUS Structure

Test: BUS Structure for Computer Science Engineering (CSE) 2024 is part of Computer Architecture & Organisation (CAO) preparation. The Test: BUS Structure questions and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus.The Test: BUS Structure MCQs are made for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: BUS Structure below.
Solutions of Test: BUS Structure questions in English are available as part of our Computer Architecture & Organisation (CAO) for Computer Science Engineering (CSE) & Test: BUS Structure solutions in Hindi for Computer Architecture & Organisation (CAO) course. Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free. Attempt Test: BUS Structure | 10 questions in 10 minutes | Mock test for Computer Science Engineering (CSE) preparation | Free important questions MCQ to study Computer Architecture & Organisation (CAO) for Computer Science Engineering (CSE) Exam | Download free PDF with solutions
Test: BUS Structure - Question 1

 The main virtue for using single Bus structure is ____________

Detailed Solution for Test: BUS Structure - Question 1

Answer: c
Explanation: By using single BUS structure we can minimize the amount hardware (wire) required and thereby reducing the cost.

Test: BUS Structure - Question 2

 ______ are used to over come the difference in data transfer speeds of various devices.

Detailed Solution for Test: BUS Structure - Question 2

Answer: d
Explanation: By using Buffer registers, the processor sends the data to the I/O device at the processor speed and the data gets stored in the buffer.After that the data gets sent to or from the buffer to the devices at the device speed.

1 Crore+ students have signed up on EduRev. Have you? Download the App
Test: BUS Structure - Question 3

To extend the connectivity of the processor bus we use ________

Detailed Solution for Test: BUS Structure - Question 3

Answer: a
Explanation: PCI BUS is used to connect other peripheral devices which require a direct connection with the processor.

Test: BUS Structure - Question 4

IBM developed a bus standard for their line of computers ‘PC AT’ called _____

Detailed Solution for Test: BUS Structure - Question 4

 

IBM developed a bus standard for their line of computers 'PC AT' called the Industry Standard Architecture (ISA).

Test: BUS Structure - Question 5

The bus used to connect the monitor to the CPU is ______

Detailed Solution for Test: BUS Structure - Question 5

Answer: b
Explanation: SCSI BUS is usually used to connect the video devices to the processor.

Test: BUS Structure - Question 6

ANSI stands for __________

Detailed Solution for Test: BUS Structure - Question 6

 

ANSI stands for the American National Standards Institute.

Test: BUS Structure - Question 7

 _____ register Connected to the Processor bus is a single-way transfer capable.

Detailed Solution for Test: BUS Structure - Question 7

Answer: d
Explanation: The Z register is a special register which can interact with the processor BUS only.

Test: BUS Structure - Question 8

In multiple Bus organisation, the registers are collectively placed and referred as ______

Detailed Solution for Test: BUS Structure - Question 8

 

In multiple bus organization, the registers are collectively placed and referred to as a register file.

Test: BUS Structure - Question 9

The main advantage of multiple bus organisation over single bus is _____

Detailed Solution for Test: BUS Structure - Question 9

 

The main advantage of multiple bus organization over a single bus is improved system performance and efficiency. By segregating the system into multiple buses, different types of data can be transferred simultaneously, reducing contention and improving overall throughput. This can lead to faster data transfers and better utilization of system resources. Additionally, multiple bus architectures can offer better scalability and support for more complex systems compared to single bus designs.

Test: BUS Structure - Question 10

The ISA standard Buses are used to connect ___________

20 videos|86 docs|48 tests
Information about Test: BUS Structure Page
In this test you can find the Exam questions for Test: BUS Structure solved & explained in the simplest way possible. Besides giving Questions and answers for Test: BUS Structure, EduRev gives you an ample number of Online tests for practice

Top Courses for Computer Science Engineering (CSE)

Download as PDF

Top Courses for Computer Science Engineering (CSE)