1 Crore+ students have signed up on EduRev. Have you? 
Consider the following statements:
1. When a MUX is used to implement a logic function, the logic variables are applied to the MUX’s data inputs.
2. The circuit for a DEMUX is basically the same as that for a decoder.
Of these:
When a MUX is used to implement a logic function, the logic variables are applied to the MUX's select or control input.
For an example, if we want to implement a NOT gate using a 2 x 1 MUX, then the circuit will be represented as shown below:
Hence, statement1 is not correct.
Statement2 is correct because the internal circuit for a DEMUX (data distributor) and a decoder are basically same.
Match ListI (Combinational Circuits) with Listll (Applications) and select the correct answer using the codes given below the lists:
ListI
A. Decoder
B. Multiplexer
C. Encoder
D. Demultiplexer
Listll
1. Serial to parallel converter
2. Analog to digital converter
3. Parallel to serial converter
4. Digital to analog converter
Decoder is a circuit which converts the digital signal into analog signal. Its input will be in digital form while the output will be a continuous sine wave or analog wave.
Encoders are combinational logic circuits and they are exactly opposite of decoders. They accept one or more inputs and generate a multi bit output code. Encoders perform exactly reverse operation than decoders. i.e analog to digital.
Multiplexer is a data selector which takes several inputs and gives a single output.In multiplexer we have 2n input lines and 1 output lines where n is the number of selection lines.
Demultiplexer is a data distributor which takes a single input and gives several outputs.In demultiplexer we have 1 input and 2n output lines where n is the selection line.
7 The logic function F(A, B, 0 = 2(1,3,5, 6) can be implemented using:
Given function,
has three variables. Hence, it can be implemented using a multiplexer ( 4 x 1 M U X) with two select inputs and four data inputs.
The implementation table is shown below:
Now, the given three variable functions can be implemented using 4to1 multiplexer as shown below:
Hence, for implementation of given function we require one 4 x 1 MUX and a NOT gate
In a binary adder with two inputs X and Y, the correct set of logical expression for the output S (sum) and C (carry) are respectively
The truth table for half adder is shown below
Here, sum output and carry output is C= XY
A certain multiplexer can switch one of 32 data inputs to its output. The number of control inputs in this multiplexer
No. of input lines = 2^{m} (where, m = No. of select/ control inputs) or, 32 = 2^{m} or m=5.
Consider the following statements associated with the use of various adder circuits:
1. A ripple carry adder is a parallel adder in which the carryout of each fulladder is the carryin to the next most significant adder.
2. Serial adders are used where speed is more important than circuit minimization.
3. The lookahead carry adder speeds up the process by eliminating the ripple carry.
4. Serial adders are faster than parallel adders
Which of the statements given above are correct?
Assertion (A): The multiplexer can be viewed as a function generator.
Reason (R): The multiplexer acts like a digitally controlled multiposition switch
Hence, both assertion and reason are correct but reason is not the correct explanation of assertion.
Assertion (A): Using a decoder could have advantages over using a multiplexer.
Reason (R): The decoder is more economical in cases where nontrivial, multipleoutput expressions of the same input variables are required
In cases where nontrivial, a multipleoutput expressions of the same input variables are required, a decoder could be advantageous than a multiplexer because in such cases, one multiplexer is required for each output, whereas it is likely that only one decoder supported with a few gates would be required.
Assertion (A): The speed of operation of the parallel binary adder is high.
Reason (R): The parallel binary adder is said to generate its output immediately after the inputs are applied.
The speed of operation of the parallel binary adder is limited by the carry propagation delay through all stages. Hence, assertion is not correct.
21 docs273 tests

Use Code STAYHOME200 and get INR 200 additional OFF

Use Coupon Code 
21 docs273 tests






