1 Crore+ students have signed up on EduRev. Have you? |
Answer: c
Explanation: The compilers which are designed to remove redundant parts of the code are called as optimizing compilers.
Answer: b
Explanation: It is called so because it performs its operation at assembly level.
The fetch and execution cycles are interleaved with the help of ________
Answer: b
Explanation: The time cycle of the clock is adjusted to perform the interleaving.
Answer: a
Explanation: The stages in the pipelining should get completed within one cycle to increase the speed of performance.
In pipelining the task which requires the least time is performed first.
Answer: b
Explanation: This is done to avoid starvation of the longer task.
If a unit completes its task before the allotted time period, then
To increase the speed of memory access in pipelining, we make use of _______
Answer: c
Explanation: By using the cache we can reduce the speed of memory access by a factor of 10.
Answer: d
Explanation: The stalls are a type of hazards that affect a pipelined system.
The contention for the usage of a hardware device is called as ______
The situation where in the data of operands are not available is called ______
Answer: a
Explanation: Data hazards are generally caused when the data is not ready on the destination side.
Use Code STAYHOME200 and get INR 200 additional OFF
|
Use Coupon Code |
|
|
|
|
|
|
|
|
|