Computer Science Engineering (CSE)  >  Test: Semiconductor Memory Interfacing Download as PDF

Test: Semiconductor Memory Interfacing


Test Description

10 Questions MCQ Test | Test: Semiconductor Memory Interfacing

Test: Semiconductor Memory Interfacing for Computer Science Engineering (CSE) 2023 is part of Computer Science Engineering (CSE) preparation. The Test: Semiconductor Memory Interfacing questions and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus.The Test: Semiconductor Memory Interfacing MCQs are made for Computer Science Engineering (CSE) 2023 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: Semiconductor Memory Interfacing below.
Solutions of Test: Semiconductor Memory Interfacing questions in English are available as part of our course for Computer Science Engineering (CSE) & Test: Semiconductor Memory Interfacing solutions in Hindi for Computer Science Engineering (CSE) course. Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free. Attempt Test: Semiconductor Memory Interfacing | 10 questions in 10 minutes | Mock test for Computer Science Engineering (CSE) preparation | Free important questions MCQ to study for Computer Science Engineering (CSE) Exam | Download free PDF with solutions
1 Crore+ students have signed up on EduRev. Have you?
Test: Semiconductor Memory Interfacing - Question 1

The semiconductor memories are organised as __________ dimension(s) of array of memory locations.

Detailed Solution for Test: Semiconductor Memory Interfacing - Question 1

The semiconductor memories are organised as two dimension of array which consists of rows and columns.

Test: Semiconductor Memory Interfacing - Question 2

If a location is selected, then all the bits in it are accessible using a group of conductors called

Detailed Solution for Test: Semiconductor Memory Interfacing - Question 2

The bits in a selected location are accessible using data bus.

Test: Semiconductor Memory Interfacing - Question 3

To address a memory location out of N memory locations, the number of address lines required is

Detailed Solution for Test: Semiconductor Memory Interfacing - Question 3

 For n memory locations, log n(to the base of 2) address lines are required. For addressing 4K bytes of memory, 12 address lines are required since log(4KB) =log(4*1024)=log(212)=12.

Test: Semiconductor Memory Interfacing - Question 4

If the microprocessor has 10 address lines, then the number of memory locations it is able to address is

Detailed Solution for Test: Semiconductor Memory Interfacing - Question 4

Since for n address lines, the number of memory locations able to address is 2^n.

Test: Semiconductor Memory Interfacing - Question 5

 In static memory, the upper 8-bit bank of available 16-bit memory chip is called

Detailed Solution for Test: Semiconductor Memory Interfacing - Question 5

In static memory, the upper 8-bit bank is called odd address memory bank.

Test: Semiconductor Memory Interfacing - Question 6

 In static memory, the lower 8-bit bank of available 16-bit memory chip is called

Detailed Solution for Test: Semiconductor Memory Interfacing - Question 6

In static memory, the lower 8-bit bank is called even address memory bank.

Test: Semiconductor Memory Interfacing - Question 7

In most of the cases, the method used for decoding that may be used to minimise the required hardware is

Detailed Solution for Test: Semiconductor Memory Interfacing - Question 7

 In general, linear decoding is used to minimise the required hardware.

Test: Semiconductor Memory Interfacing - Question 8

 To obtain 16-bit data bus width, the two 4K*8 chips of RAM and ROM are arranged in

Detailed Solution for Test: Semiconductor Memory Interfacing - Question 8

The two 4K*8 chips of RAM and ROM are arranged in parallel.

Test: Semiconductor Memory Interfacing - Question 9

If (address line) Ao=0 then, the status of address and memory are

Detailed Solution for Test: Semiconductor Memory Interfacing - Question 9

If Ao=0 then address is even and is in RAM. If Ao=1 then, address is odd and is in RAM.

Test: Semiconductor Memory Interfacing - Question 10

 If at a time Ao and BHE(active low) both are zero then, the chip(s) selected will be

Detailed Solution for Test: Semiconductor Memory Interfacing - Question 10

 If at a time Ao and BHE(active low) both are zero, then both RAM and ROM are selected.

Use Code STAYHOME200 and get INR 200 additional OFF
Use Coupon Code
Information about Test: Semiconductor Memory Interfacing Page
In this test you can find the Exam questions for Test: Semiconductor Memory Interfacing solved & explained in the simplest way possible. Besides giving Questions and answers for Test: Semiconductor Memory Interfacing, EduRev gives you an ample number of Online tests for practice