The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ?a)10 address, 16 data linesb)11 address, 8 data linesc)12 address, 16 data linesd)12 address, 12 data linesCorrect answer is option 'C'. Can you explain this answer? - EduRev Computer Science Engineering (CSE) Question

Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity

Open App

Computer Science Engineering (CSE) Exam > Computer Science Engineering (CSE) Questions > The capacity of a memory unit is defined by t...

Join the Discussion on the App

The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of

a)
10 address, 16 data lines
b)
11 address, 8 data lines
c)
12 address, 16 data lines
d)
12 address, 12 data lines

Correct answer is option 'C'. Can you explain this answer?

FREE This question is part of

Test: K Map & Logic Gates

Attempt Test

Attempt this Test

Verified Answer

The capacity of a memory unit is defined by the number of words multip...

ROM memory size =2^m x n
m=no. of address lines n= no. of data lines
given 4K x 16
= 2² x 2¹⁰ x 16
= 2¹² x 16 address lines =12
data lines= 16

View all questions of this test

View all answers Start learning for free

< Previous Question Next Question >

Explore Courses for Computer Science Engineering (CSE) exam

Similar Computer Science Engineering (CSE) Doubts

How many separate address and data lines are needed for a memory of 8 K × 16 ?

View answer

A 4-way set-associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG field is ____ Correct answer is '20'. Can you explain this answer?

View answer

A processor uses 2-level page tables for virtual to physical address translation. Page tables for both levels are stored in the main memory. Virtual and physical addresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96%. The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit rate of 90%. Main memory access time is 10 ns, cache access time is 1 ns, and TLB access time is also 1 ns. Suppose a process has only the following pages in its virtual address space: two contiguous code pages starting at virtual address 0x00000000, two contiguous data pages starting at virtual address 000400000, and a stack page starting at virtual address 0FFFFF000. The amount of memory required for storing the page tables of this process is

View answer

A certain computer system has the segmented paging architecture for virtual memory. The memory is byte addressable. Both virtual and physical address spaces contain 216 bytes each. The virtual address space is divided into 8 non overlapping equal size segments. The memory management unit(MMU) has a hardware segment table each entry of which contains the physical address of the page table for the segment. Page table is stored in the main memory and consists of 2 bytes page table entries.Assume that each page table entry contains 1 valid bit, 3 bits for page protection and 1 dirty bit. How many bits are available in a page table entry for storing the aging information for the page? (assume page size 512 bytes) Correct answer is '4'. Can you explain this answer?

View answer

A processor uses 2-level page tables for virtual to physical address translation. Page tables for both levels are stored in the main memory. Virtual and physical addresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96%. The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit rate of 90%. Main memory access time is 10 ns, cache access time is 1 ns, and TLB access time is also 1 ns. Assuming that no page faults occur, the average time taken to access a virtual address is approximately (to the nearest 0.5 ns)

View answer

Top Courses for Computer Science Engineering (CSE)View all

GATE Computer Science Engineering(CSE) 2025 Mock Test Series

Question Bank for GATE Computer Science Engineering

Programming and Data Structures

Top Courses for Computer Science Engineering (CSE)

View all

The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ?a)10 address, 16 data linesb)11 address, 8 data linesc)12 address, 16 data linesd)12 address, 12 data linesCorrect answer is option 'C'. Can you explain this answer?

Share with a Friend

Answer this doubt

Question Description
The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ?a)10 address, 16 data linesb)11 address, 8 data linesc)12 address, 16 data linesd)12 address, 12 data linesCorrect answer is option 'C'. Can you explain this answer? for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ?a)10 address, 16 data linesb)11 address, 8 data linesc)12 address, 16 data linesd)12 address, 12 data linesCorrect answer is option 'C'. Can you explain this answer? covers all topics & solutions for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ?a)10 address, 16 data linesb)11 address, 8 data linesc)12 address, 16 data linesd)12 address, 12 data linesCorrect answer is option 'C'. Can you explain this answer?.

Solutions for The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ?a)10 address, 16 data linesb)11 address, 8 data linesc)12 address, 16 data linesd)12 address, 12 data linesCorrect answer is option 'C'. Can you explain this answer? in English & in Hindi are available as part of our courses for Computer Science Engineering (CSE). Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.

Here you can find the meaning of The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ?a)10 address, 16 data linesb)11 address, 8 data linesc)12 address, 16 data linesd)12 address, 12 data linesCorrect answer is option 'C'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ?a)10 address, 16 data linesb)11 address, 8 data linesc)12 address, 16 data linesd)12 address, 12 data linesCorrect answer is option 'C'. Can you explain this answer?, a detailed solution for The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ?a)10 address, 16 data linesb)11 address, 8 data linesc)12 address, 16 data linesd)12 address, 12 data linesCorrect answer is option 'C'. Can you explain this answer? has been provided alongside types of The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ?a)10 address, 16 data linesb)11 address, 8 data linesc)12 address, 16 data linesd)12 address, 12 data linesCorrect answer is option 'C'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ?a)10 address, 16 data linesb)11 address, 8 data linesc)12 address, 16 data linesd)12 address, 12 data linesCorrect answer is option 'C'. Can you explain this answer? tests, examples and also practice Computer Science Engineering (CSE) tests.

Explore Courses for Computer Science Engineering (CSE) exam