Electrical Engineering (EE) Exam  >  Electrical Engineering (EE) Questions  >  In which of the following condition the SR fl... Start Learning for Free
In which of the following condition the SR flip flop are unstable?
  • a)
    S = 0, R = 1
  • b)
    S = 1, R = 0
  • c)
    S = 0, R = 0
  • d)
    S = 1, R = 1
Correct answer is option 'D'. Can you explain this answer?
Most Upvoted Answer
In which of the following condition the SR flip flop are unstable?a)S ...
An un-clocked R-S flip flop using NOR gates is as shown:
The truth table for the circuit is shown:
Free Test
Community Answer
In which of the following condition the SR flip flop are unstable?a)S ...
SR Flip Flop Stability

The SR flip flop is a basic type of flip flop that consists of two inputs, S (Set) and R (Reset), and two outputs, Q (Output) and Q' (Inverted Output). It is used to store one bit of information and can be triggered by a clock signal.

Stability of SR Flip Flop

The stability of an SR flip flop refers to its ability to maintain a stable output state when the inputs are changed. In other words, a stable flip flop should not change its output state when the inputs are changed.

Explanation of Options

a) S = 0, R = 1:
In this case, the Set input S is 0 and the Reset input R is 1. When the Set input is 0 and the Reset input is 1, the flip flop enters an unstable state. This is because both inputs are active, which violates the normal operation of the flip flop. The output state becomes unpredictable, and it may toggle between different states or remain in an undefined state.

b) S = 1, R = 0:
In this case, the Set input S is 1 and the Reset input R is 0. When the Set input is 1 and the Reset input is 0, the flip flop enters an unstable state. This is again because both inputs are active, violating the normal operation of the flip flop. The output state becomes unpredictable and may toggle between different states or remain in an undefined state.

c) S = 0, R = 0:
In this case, both the Set input S and the Reset input R are 0. When both inputs are 0, the flip flop remains in its current state. The output state does not change, and the flip flop remains stable.

d) S = 1, R = 1:
In this case, both the Set input S and the Reset input R are 1. When both inputs are 1, the flip flop enters an unstable state. This is because both inputs are active, violating the normal operation of the flip flop. The output state becomes unpredictable and may toggle between different states or remain in an undefined state.

Conclusion

The SR flip flop is unstable when both the Set and Reset inputs are 1 (Option D). In this case, the flip flop enters an unpredictable state, and the output may toggle or remain undefined. Therefore, the correct answer is option D.
Explore Courses for Electrical Engineering (EE) exam
Question Description
In which of the following condition the SR flip flop are unstable?a)S = 0, R = 1b)S = 1, R = 0c)S = 0, R = 0d)S = 1, R = 1Correct answer is option 'D'. Can you explain this answer? for Electrical Engineering (EE) 2026 is part of Electrical Engineering (EE) preparation. The Question and answers have been prepared according to the Electrical Engineering (EE) exam syllabus. Information about In which of the following condition the SR flip flop are unstable?a)S = 0, R = 1b)S = 1, R = 0c)S = 0, R = 0d)S = 1, R = 1Correct answer is option 'D'. Can you explain this answer? covers all topics & solutions for Electrical Engineering (EE) 2026 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for In which of the following condition the SR flip flop are unstable?a)S = 0, R = 1b)S = 1, R = 0c)S = 0, R = 0d)S = 1, R = 1Correct answer is option 'D'. Can you explain this answer?.
Solutions for In which of the following condition the SR flip flop are unstable?a)S = 0, R = 1b)S = 1, R = 0c)S = 0, R = 0d)S = 1, R = 1Correct answer is option 'D'. Can you explain this answer? in English & in Hindi are available as part of our courses for Electrical Engineering (EE). Download more important topics, notes, lectures and mock test series for Electrical Engineering (EE) Exam by signing up for free.
Here you can find the meaning of In which of the following condition the SR flip flop are unstable?a)S = 0, R = 1b)S = 1, R = 0c)S = 0, R = 0d)S = 1, R = 1Correct answer is option 'D'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of In which of the following condition the SR flip flop are unstable?a)S = 0, R = 1b)S = 1, R = 0c)S = 0, R = 0d)S = 1, R = 1Correct answer is option 'D'. Can you explain this answer?, a detailed solution for In which of the following condition the SR flip flop are unstable?a)S = 0, R = 1b)S = 1, R = 0c)S = 0, R = 0d)S = 1, R = 1Correct answer is option 'D'. Can you explain this answer? has been provided alongside types of In which of the following condition the SR flip flop are unstable?a)S = 0, R = 1b)S = 1, R = 0c)S = 0, R = 0d)S = 1, R = 1Correct answer is option 'D'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice In which of the following condition the SR flip flop are unstable?a)S = 0, R = 1b)S = 1, R = 0c)S = 0, R = 0d)S = 1, R = 1Correct answer is option 'D'. Can you explain this answer? tests, examples and also practice Electrical Engineering (EE) tests.
Explore Courses for Electrical Engineering (EE) exam

Top Courses for Electrical Engineering (EE)

Explore Courses
Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev