Electrical Engineering (EE)  >  Digital Electronics  >  8-Bit Adder

8-Bit Adder Notes | Study Digital Electronics - Electrical Engineering (EE)

Document Description: 8-Bit Adder for Electrical Engineering (EE) 2022 is part of A Simple ALU for Digital Electronics preparation. The notes and questions for 8-Bit Adder have been prepared according to the Electrical Engineering (EE) exam syllabus. Information about 8-Bit Adder covers topics like and 8-Bit Adder Example, for Electrical Engineering (EE) 2022 Exam. Find important definitions, questions, notes, meanings, examples, exercises and tests below for 8-Bit Adder.

Introduction of 8-Bit Adder in English is available as part of our Digital Electronics for Electrical Engineering (EE) & 8-Bit Adder in Hindi for Digital Electronics course. Download more important topics related with A Simple ALU, notes, lectures and mock test series for Electrical Engineering (EE) Exam by signing up for free. Electrical Engineering (EE): 8-Bit Adder Notes | Study Digital Electronics - Electrical Engineering (EE)
1 Crore+ students have signed up on EduRev. Have you?

8-Bit Adder

The adder component is an 8-bit ripple carry adder; real ALUs would normally feature a  'carry-look-ahead adder', allowing for high-speed operation. However for this example the much simpler ripple carry adder is adequate, as the operation is totally manual.

The adder component is illustrated in Fig. 5.8.5 and consists of eight full-adder circuits with additional logic consisting of an XOR gate to detect overflow errors, and an 8-input NOR gate to detect a zero result.

Negative result are indicated by sampling the most significant bit of the ‘sum’ output, and a ‘carry’ is indicated by sampling the carry output of the most significant full adder.

Four  D type flip- flop are used as ‘flag’ outputs to indicate the current state of the ALU after each operation.

8-Bit Adder Notes | Study Digital Electronics - Electrical Engineering (EE)

The Shift Register

This component uses two 4- bit shift register (from Module 5.7) connected in cascade as shown in Fig. 5.8.6. Inputs are provided for clock pulses, (CK), a right/left shift control (R/~L) and an input to control whether the shift register is in shift, or load-enable modes (SHIFT/~LE).

If ~LE is chosen temporarily during shift operations, the shift register can be reloaded from the data placed on the 8-bit ‘Data A’ and ‘carry-in’ (CIN) inputs. This action is synchronised to the CK pulse by the external NAND and NOT gates connecting the SHIFT/~LE input to the two ~LOAD inputs of the 4-bit shift registers.

An additional JKflip- flop (mimicking a D type flip-flop) is placed between the ‘serial-right’ output of the shift register and COUT to allow the ‘clear carry’ input (~CLC) to clear the carry flag.

8-Bit Adder Notes | Study Digital Electronics - Electrical Engineering (EE)

The document 8-Bit Adder Notes | Study Digital Electronics - Electrical Engineering (EE) is a part of the Electrical Engineering (EE) Course Digital Electronics.
All you need of Electrical Engineering (EE) at this link: Electrical Engineering (EE)

Related Searches

Semester Notes

,

8-Bit Adder Notes | Study Digital Electronics - Electrical Engineering (EE)

,

8-Bit Adder Notes | Study Digital Electronics - Electrical Engineering (EE)

,

8-Bit Adder Notes | Study Digital Electronics - Electrical Engineering (EE)

,

Summary

,

Important questions

,

Free

,

study material

,

pdf

,

shortcuts and tricks

,

MCQs

,

Sample Paper

,

ppt

,

Exam

,

past year papers

,

video lectures

,

practice quizzes

,

Viva Questions

,

mock tests for examination

,

Extra Questions

,

Previous Year Questions with Solutions

,

Objective type Questions

;