Electrical Engineering (EE)  >  Digital Electronics  >  Carry Logic & Rotate Select

Carry Logic & Rotate Select Notes | Study Digital Electronics - Electrical Engineering (EE)

Document Description: Carry Logic & Rotate Select for Electrical Engineering (EE) 2022 is part of ALU, Data Path & Control Unit for Digital Electronics preparation. The notes and questions for Carry Logic & Rotate Select have been prepared according to the Electrical Engineering (EE) exam syllabus. Information about Carry Logic & Rotate Select covers topics like and Carry Logic & Rotate Select Example, for Electrical Engineering (EE) 2022 Exam. Find important definitions, questions, notes, meanings, examples, exercises and tests below for Carry Logic & Rotate Select.

Introduction of Carry Logic & Rotate Select in English is available as part of our Digital Electronics for Electrical Engineering (EE) & Carry Logic & Rotate Select in Hindi for Digital Electronics course. Download more important topics related with ALU, Data Path & Control Unit, notes, lectures and mock test series for Electrical Engineering (EE) Exam by signing up for free. Electrical Engineering (EE): Carry Logic & Rotate Select Notes | Study Digital Electronics - Electrical Engineering (EE)
1 Crore+ students have signed up on EduRev. Have you?


Carry Logic and Rotate Select

The carry logic circuit shown in Fig. 5.8.7 prevents the carry flag being set in rotate right mode, as bits rotate from bit 0 and re-enter the shift register at bit 7, therefore allowing correct carry flag operation in both left and right rotate modes.

When the ROTATE input is at logic 1, the Rotate Select circuit in Fig 5.8.7 allows COUT from the shift register to be fed back to the shift register CIN input for continuous bit rotation.

Carry Logic & Rotate Select Notes | Study Digital Electronics - Electrical Engineering (EE)

 

ALU Operation

Addition

To perform an addition, input data B is added to A. This is achieved by putting logic 1 on the control inputs of multiplexers 1, 2 and 3. This causes data A and B to be applied to the adder inputs. Also, to allow any carry bit from the CIN input to be included in the addition, the 1 bit carry multiplexer must have logic 0 on its control input. The shift register is only used as a PIPO register in addition mode, so its input lines R/~L and ROTATE must be at logic 0. SHIFT/~LE must also be at logic 0 to enable parallel loading of the shift register, which will hold the result of the addition (A plus B) after the application of a single CK pulse.

The document Carry Logic & Rotate Select Notes | Study Digital Electronics - Electrical Engineering (EE) is a part of the Electrical Engineering (EE) Course Digital Electronics.
All you need of Electrical Engineering (EE) at this link: Electrical Engineering (EE)
88 videos|71 docs|8 tests
Download as PDF

Download free EduRev App

Track your progress, build streaks, highlight & save important lessons and more!

Related Searches

Previous Year Questions with Solutions

,

practice quizzes

,

shortcuts and tricks

,

video lectures

,

Carry Logic & Rotate Select Notes | Study Digital Electronics - Electrical Engineering (EE)

,

Carry Logic & Rotate Select Notes | Study Digital Electronics - Electrical Engineering (EE)

,

Viva Questions

,

Carry Logic & Rotate Select Notes | Study Digital Electronics - Electrical Engineering (EE)

,

MCQs

,

ppt

,

Exam

,

mock tests for examination

,

Semester Notes

,

Sample Paper

,

study material

,

Objective type Questions

,

Important questions

,

past year papers

,

Extra Questions

,

Summary

,

Free

,

pdf

;