Electrical Engineering (EE)  >  Digital Electronics  >  Switch De-Bouncing: S-R Flip Flops

Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE)

Document Description: Switch De-Bouncing: S-R Flip Flops for Electrical Engineering (EE) 2022 is part of Flip Flops for Digital Electronics preparation. The notes and questions for Switch De-Bouncing: S-R Flip Flops have been prepared according to the Electrical Engineering (EE) exam syllabus. Information about Switch De-Bouncing: S-R Flip Flops covers topics like and Switch De-Bouncing: S-R Flip Flops Example, for Electrical Engineering (EE) 2022 Exam. Find important definitions, questions, notes, meanings, examples, exercises and tests below for Switch De-Bouncing: S-R Flip Flops.

Introduction of Switch De-Bouncing: S-R Flip Flops in English is available as part of our Digital Electronics for Electrical Engineering (EE) & Switch De-Bouncing: S-R Flip Flops in Hindi for Digital Electronics course. Download more important topics related with Flip Flops, notes, lectures and mock test series for Electrical Engineering (EE) Exam by signing up for free. Electrical Engineering (EE): Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE)
1 Crore+ students have signed up on EduRev. Have you?


Switch De-Bouncing

The fact that repeated pulses at the Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE) inputs are ignored after the initial pulse has set or reset the Q output, makes the SR Flip-flop useful for switch de-bouncing.

When any moving object collides with a stationary object it tends to bounce; the contacts in switches are no exception to this rule. Although the contacts may be tiny and the movement small, as the contacts close they will tend to bounce rather than close and stay closed.

 

          Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE)

This causes a number of very fast on and off states for a short time, until the contacts stop bouncing in the closed position. The length of time of the bouncing may be very short, as shown in Fig. 5.2.3 where a number of fast pulses occur for about 2ms after the switch is initially closed (red arrow). For many applications this switch bounce may be ignored, but in digital circuits the repeated ones and zeros occurring after a switch is closed, will be recognised as additional switching actions.

 Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE)

 

Switch De-Bounce Circuit 

The SR flip-flop is very effective in removing the effects of switch bounce and Fig 5.2.4 illustrates how a SR flip-flop can be used to produce clean pulses using SWI, which is a ‘break before make’ changeover switch. When SW1 connects the upper contact to 0V, the S input changes from logic 1 to logic 0 and R is ‘pulled up’ to logic 1 by R1.

As soon as Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE) is at logic 0, (at time ‘a’ in Fig. 5.2.4) output Q will be at logic 1 and any further pulses due to switch bounce will be ignored.

When SW1 is switched to the lower contact, there will be a short time (between times ‘b’ and ‘c’ in Fig. 5.2.4) when neither Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE) or Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE) is connected to 0V. During this time Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE) returns to logic 1, therefore both inputs will be at logic 1 until time ‘c’, when SW1 connects R to 0V and Q is reset to logic 0 completing the output pulse. The use of a ‘break before make’ rather than a ‘make before break’ switch is important, as it ensures that during the changeover period (time ‘b’ to time ‘c’ in Fig. 5.2.4) both inputs are at logic 1 rather than the non-allowed state where both inputs would be logic 0. This ensures that outputs Q and Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE) are never at the same logic state.

Although, during the change over of SW1 both inputs are at logic 1, this does not produce the indeterminate state described in Table 5.2.1, as one or other of the inputs is always at logic 0 before both inputs become logic 1.

  Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE)

The document Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE) is a part of the Electrical Engineering (EE) Course Digital Electronics.
All you need of Electrical Engineering (EE) at this link: Electrical Engineering (EE)

Related Searches

Semester Notes

,

pdf

,

Free

,

Extra Questions

,

Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE)

,

shortcuts and tricks

,

Objective type Questions

,

Viva Questions

,

practice quizzes

,

past year papers

,

Exam

,

MCQs

,

ppt

,

Sample Paper

,

study material

,

Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE)

,

mock tests for examination

,

video lectures

,

Switch De-Bouncing: S-R Flip Flops Notes | Study Digital Electronics - Electrical Engineering (EE)

,

Summary

,

Important questions

,

Previous Year Questions with Solutions

;