Electrical Engineering (EE) Exam  >  Electrical Engineering (EE) Notes  >  Digital Electronics  >  Four Bit Asynchronous Up Counter And Down Counter

Four Bit Asynchronous Up Counter And Down Counter | Digital Electronics - Electrical Engineering (EE) PDF Download

Four Bit Asynchronous Up Counter

Fig. 5.6.1 shows a 4 bit asynchronous up counter built from four positive edge triggered D type flip-flops connected in toggle mode. Clock pulses are fed into the CK input of FF0 whose output, Q0 provides the 20 output for FF1 after one CK pulse.

The rising edge of the Q output of each flip-flop triggers the CK input of the next flip-flop at half the frequency of the CK pulses applied to its input.

The Q outputs then represent a four-bit binary count with Q0 to Q3 representing 20 (1) to 23 (8) respectively.

Assuming that the four Q outputs are initially at 0000, the rising edge of the first CK pulse applied will cause the output Q0 to go to logic 1, and the next CK pulse will make Q0 output return to logic 0, and at the same time Q0 will go from 0 to 1.

As Q0 (and the CK input of FF1 goes high) this will now make Q1 high, indicating a value of 21 (210) on the Q outputs.

The next (third) CK pulse will cause Q0 to go to logic 1 again, so both Q0 and Q1 will now be high, making the 4-bit output 11002 (310 remembering that Q0 is the least significant bit).

The fourth CK pulse will make both Q0 and Q1 return to 0 and as Q1 will go high at this time, this will toggle FF2, making Q2 high and indicating 00102 (410) at the outputs.

Reading the output word from right to left, the Q outputs therefore continue to represent a binary number equalling the number of input pulses received at the CK input of FF0. As this is a four-stage counter the flip-flops will continue to toggle in sequence and the four Q outputs will output a sequence of binary values from 00002 to 11112 (0 to 1510) before the output returns to 00002 and begins to count up again as illustrated by the waveforms in Fig 5.6.2.

 

Four Bit Asynchronous Down Counter

To convert the up counter in Fig. 5.6.1 to count DOWN instead, is simply a matter of modifying the connections between the flip-flops. By taking both the output lines and the CK pulse for the next flip-flop in sequence from the Q output as shown in Fig. 5.6.3, a positive edge triggered counter will count down from 11112 to 00002.

Although both up and down counters can be built, using the asynchronous method for propagating the clock, they are not widely used as counters as they become unreliable at high clock speeds, or when a large number of flip-flops are connected together to give larger counts, due to the clock ripple effect.

 

Four Bit Asynchronous Up Counter And Down Counter | Digital Electronics - Electrical Engineering (EE)

 

Clock Ripple

The effect of clock ripple in asynchronous counters is illustrated in Fig. 5.6.4, which is a magnified section (pulse 8) of Fig. 5.6.2.

Fig. 5.6.4 shows how the propagation delays created by the gates in each flip-flop (indicated by the blue vertical lines) add, over a number of flip-flops, to form a significant amount of delay between the time at which the output changes at the first flip flop (the least significant bit), and the last flip flop (the most significant bit).

As the Q0 to Q3 outputs each change at different times, a number of different output states occur as any particular clock pulse causes a new value to appear at the outputs.

At CK pulse 8 for example, the outputs Q0 to Q3 should change from 11102 (710) to 00012 (810), however what really happens (reading the vertical columns of 1s and 0s in Fig. 5.6.4) is that the outputs change, over a period of around 400 to 700ns, in the following sequence:

  • 11102 = 710
  • 01102 = 610
  • 00102 = 410
  • 00002 = 010
  • 00012 = 810

At CK pulses other that pulse 8 of course, different sequences will occur, therefore there will be periods, as a change of value ripples through the chain of flip-flops, when unexpected values appear at the Q outputs for a very short time. However this can cause problems when a particular binary value is to be selected, as in the case of a decade counter, which must count from 00002 to 10012 (910) and then reset to 00002 on a count of 10102 (1010).

These short-lived logic values will also cause a series of very short spikes on the Q outputs, as the propagation delay of a single flip-flop is only about 100 to 150ns. These spikes are called ‘runt spikes’ and although they may not all reach to full logic 1 value every time, as well as possibly causing false counter triggering, they must also be considered as a possible cause of interference to other parts of the circuit.

Although this problem prevents the circuit being used as a reliable counter, it is still valuable as a simple and effective frequency divider, where a high frequency oscillator provides the input and each flip-flop in the chain divides the frequency by two.

 

Four Bit Asynchronous Up Counter And Down Counter | Digital Electronics - Electrical Engineering (EE)

The document Four Bit Asynchronous Up Counter And Down Counter | Digital Electronics - Electrical Engineering (EE) is a part of the Electrical Engineering (EE) Course Digital Electronics.
All you need of Electrical Engineering (EE) at this link: Electrical Engineering (EE)
115 videos|71 docs|58 tests

Top Courses for Electrical Engineering (EE)

FAQs on Four Bit Asynchronous Up Counter And Down Counter - Digital Electronics - Electrical Engineering (EE)

1. What is a four-bit asynchronous up counter?
Ans. A four-bit asynchronous up counter is a digital circuit that counts from 0 to 15 (in binary) using four flip-flops. It increments its count by one on each clock pulse and resets to 0 when it reaches 15.
2. How does a four-bit asynchronous up counter work?
Ans. A four-bit asynchronous up counter consists of four flip-flops connected in a cascade. Each flip-flop represents one bit of the count. When the clock input receives a pulse, the first flip-flop increments its value. If it overflows (reaches 2 in binary), it triggers the next flip-flop to increment as well. This cascading effect continues until the final flip-flop, creating a count from 0 to 15.
3. What is the difference between an asynchronous up counter and a synchronous up counter?
Ans. In an asynchronous up counter, the flip-flops are connected in a cascade, and the clock input is directly applied to the first flip-flop. Each flip-flop triggers the next one based on its own output. In contrast, a synchronous up counter has all flip-flops triggered simultaneously by a common clock signal. This ensures that all flip-flops change their states at the same time, avoiding any glitches or timing issues.
4. Can a four-bit asynchronous up counter count in any other sequence than ascending order?
Ans. No, a four-bit asynchronous up counter can only count in an ascending sequence from 0 to 15. The flip-flops are designed to increment their values on each clock pulse, and there is no mechanism to count in any other order without additional circuitry or external control.
5. How can a four-bit asynchronous up counter be used in practical applications?
Ans. A four-bit asynchronous up counter can be used in various applications, such as frequency division, event counting, and timekeeping. It can divide an input clock frequency by a factor of 16, which is useful in generating lower frequency signals. By monitoring the outputs of the flip-flops, it can count the occurrence of events or measure time intervals.
115 videos|71 docs|58 tests
Download as PDF
Explore Courses for Electrical Engineering (EE) exam

Top Courses for Electrical Engineering (EE)

Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev
Related Searches

Previous Year Questions with Solutions

,

video lectures

,

Summary

,

mock tests for examination

,

Extra Questions

,

Viva Questions

,

shortcuts and tricks

,

Four Bit Asynchronous Up Counter And Down Counter | Digital Electronics - Electrical Engineering (EE)

,

Free

,

Four Bit Asynchronous Up Counter And Down Counter | Digital Electronics - Electrical Engineering (EE)

,

Important questions

,

pdf

,

Four Bit Asynchronous Up Counter And Down Counter | Digital Electronics - Electrical Engineering (EE)

,

Exam

,

past year papers

,

practice quizzes

,

Objective type Questions

,

MCQs

,

Semester Notes

,

study material

,

ppt

,

Sample Paper

;