Electrical Engineering (EE) Exam  >  Electrical Engineering (EE) Tests  >  Test: Half Adder - Electrical Engineering (EE) MCQ

Test: Half Adder - Electrical Engineering (EE) MCQ


Test Description

10 Questions MCQ Test - Test: Half Adder

Test: Half Adder for Electrical Engineering (EE) 2024 is part of Electrical Engineering (EE) preparation. The Test: Half Adder questions and answers have been prepared according to the Electrical Engineering (EE) exam syllabus.The Test: Half Adder MCQs are made for Electrical Engineering (EE) 2024 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: Half Adder below.
Solutions of Test: Half Adder questions in English are available as part of our course for Electrical Engineering (EE) & Test: Half Adder solutions in Hindi for Electrical Engineering (EE) course. Download more important topics, notes, lectures and mock test series for Electrical Engineering (EE) Exam by signing up for free. Attempt Test: Half Adder | 10 questions in 30 minutes | Mock test for Electrical Engineering (EE) preparation | Free important questions MCQ to study for Electrical Engineering (EE) Exam | Download free PDF with solutions
Test: Half Adder - Question 1

How many number of 2-input NAND gates are required to realise a half adder circuit?

Detailed Solution for Test: Half Adder - Question 1

Half Adder using NAND Gates:
The half adder can also be designed with the help of NAND gates. NAND gate is considered as a universal gate. A universal gate can be used for designing any digital circuitry. It is always simple and efficient to use the minimum number of gates in the designing process of our circuit. The minimum number of NAND gates required to design a half adder is 5.

  • The first NAND gate takes the inputs which are the two 1-bit numbers.
  • The resultant NAND-operated inputs will be again given as input to 3- NAND gates along with the original input. 
  • Out of these 3 NAND gates, 2-NAND gates will generate the output which will be given as input to the NAND gate connected at the end.
  • The gate connected at the end will generate the sum bit. Out of the 3 considered NAND gates, the third NAND gate will generate the carry bit.
Test: Half Adder - Question 2

Half adder is a logic circuit that accepts ________ single bit inputs.

Detailed Solution for Test: Half Adder - Question 2

Half adder circuit:

  • Half adder circuit has 2 inputs and 2 outputs.
  • A half adder circuit is basically made up of an AND gate and an XOR gate as shown below:

Sum (S) = A⊕B
Carry = A.B
The truth table is as shown:

1 Crore+ students have signed up on EduRev. Have you? Download the App
Test: Half Adder - Question 3

In a half adder, the carry output is high if the inputs are:

Detailed Solution for Test: Half Adder - Question 3

The truth table for half adder is given below:

Therefore, the carry is given by AB.
Hence the carry output is high if the both inputs are high i.e. 1,1

Test: Half Adder - Question 4

Half adder circuit can be produced using a two-input ______ gate and a two-input ______ gate.

Detailed Solution for Test: Half Adder - Question 4

A half adder circuit is made up of an AND gate with an XOR gate as shown below:

  • A half adder is also known as XOR gate because XOR is applied to both inputs to produce the sum
  • Half adder can add only two bits (A and B) and has nothing to do with the carry
  • If the input to a half adder has a carry, then it will neglect it and adds only the A and B bits
  • That means the binary addition process is not complete and that's why it is called a half adder

Sum (S) = A⊕B, Carry = A.B

Test: Half Adder - Question 5

A logic circuit which perform the function of half-adder has:

Detailed Solution for Test: Half Adder - Question 5

Half Adder:

  • It is a Combinational Logic Circuit with two inputs and two outputs.
  • It is the basic building block for the addition of two single-bit numbers.
  • The half-adder circuit is designed to add two single-bit binary numbers.
  • The outputs of the circuit are Sum and Carry.
  • XOR gate is used to realize Sum.
  • AND gate is used to realize Carry. 


Test: Half Adder - Question 6

The logic circuit of binary adder which is used to add 4-bits binary numbers, requires _________ half adder (s) and ________ full adder(s).

Detailed Solution for Test: Half Adder - Question 6

Half adder: it is a logic circuit that performs addition on two binary digits. It produces a sum and carry. 

Full adder: It is a logic circuit that takes three inputs to perform addition. Two binary input and one carry-in input of the previous stage is used. It generates sum and carry (C-out). C-in is a carry from a less significant digit and c-out is a carry from the most significant bit.


If we want to add two n- bit binary adders then it requires 1 half adder and n-1 full adder to complete the circuit. So, in the given question to add 4- bit binary numbers requires 1 half adder and 3 full adders.

Test: Half Adder - Question 7

In half adder, the total number of inputs and outputs are:

Detailed Solution for Test: Half Adder - Question 7

Concept:
A half adder circuit is basically made up of and a AND gate with XOR gate as shown below.

  • A half adder is also known as the XOR gate because XOR is applied to both inputs to produce the sum.
  • Half adder can add only two bits (A and B) and has nothing to do with the carry.
  • Half adder has two inputs (A and B) and two outputs (S and C).
  • If the input to a half adder has a carry, then it will neglect it and adds only the A and B bits.
  • That means the binary addition process is not complete and that's why it is called a half adder.
Test: Half Adder - Question 8

Identify logic function given below -

Detailed Solution for Test: Half Adder - Question 8

Concept:
Combinational Circuit: Combinational circuit is a circuit in which we combine the different gates in the circuit, for example, Half adder, Full Adder, Half Subtractor, Full Subtractor, encoder, decoder, multiplexer, and demultiplexer.

→ Half Adder:
Boolean expressions for Sum and Carry (if A and B are the inputs)
Sum = A'B + AB' = ( A ⨁ B)
Carry= AB

→ Full Adder:
Boolean expressions for Sum and Carry (if A, B and C are the                           inputs)
Sum = A'B'C + A'BC' + AB'C' + ABC
Carry= AB + BC + AC

→ Half Subtractor:
Boolean expressions for Difference and Borrow (if A and B are the                    inputs)
Difference = A'B + AB' = ( A ⨁ B)
Borrow = A'B

Analysis:
From the given circuit diagram

Obtained boolean expression refers to Half Adder.

Test: Half Adder - Question 9

A ________ arithmetic circuit adds two binary digits, giving a sum bit and a carry bit.

Detailed Solution for Test: Half Adder - Question 9

Half adder circuit have two inputs and two outputs (sum and carry).

A half adder circuit is made up of an AND gate with an XOR gate as shown below:

  • A half adder is also known as XOR gate because XOR is applied to both inputs to produce the sum
  • Half adder can add only two bits (A and B) and has nothing to do with the carry
  • If the input to a half adder has a carry, then it will neglect it and adds only the A and B bits
  • That means the binary addition process is not complete and that's why it is called a half adder

Sum (S) = A⊕B, Carry = A.B

Test: Half Adder - Question 10

The addition of 2-bit is performed using which adder?

Detailed Solution for Test: Half Adder - Question 10

Concept:
A logic circuit that can perform addition of 2-bits is the HALF ADDER. 
It is used to add 2-bits using using one EXOR gate where as carry operation can be performed using AND gate.

Analysis:
Let the two inputs are A and B . Outputs are Sum and Carry Out.


 

SUM = EXOR(A,B)
CARRY OUT = AND(A,B)

Information about Test: Half Adder Page
In this test you can find the Exam questions for Test: Half Adder solved & explained in the simplest way possible. Besides giving Questions and answers for Test: Half Adder, EduRev gives you an ample number of Online tests for practice

Top Courses for Electrical Engineering (EE)

Download as PDF

Top Courses for Electrical Engineering (EE)