Electronics and Communication Engineering (ECE) Exam > Electronics and Communication Engineering (ECE) Tests > Test: Realization of Logic Gates - Electronics and Communication Engineering (ECE) MCQ

Test Description

Test: Realization of Logic Gates for Electronics and Communication Engineering (ECE) 2024 is part of Electronics and Communication Engineering (ECE) preparation. The Test: Realization of Logic Gates questions and answers have been prepared
according to the Electronics and Communication Engineering (ECE) exam syllabus.The Test: Realization of Logic Gates MCQs are made for Electronics and Communication Engineering (ECE) 2024 Exam.
Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: Realization of Logic Gates below.

Solutions of Test: Realization of Logic Gates questions in English are available as part of our course for Electronics and Communication Engineering (ECE) & Test: Realization of Logic Gates solutions in
Hindi for Electronics and Communication Engineering (ECE) course.
Download more important topics, notes, lectures and mock test series for Electronics and Communication Engineering (ECE) Exam by signing up for free. Attempt Test: Realization of Logic Gates | 10 questions in 30 minutes | Mock test for Electronics and Communication Engineering (ECE) preparation | Free important questions MCQ to study for Electronics and Communication Engineering (ECE) Exam | Download free PDF with solutions

Test: Realization of Logic Gates - Question 1

Above are the circuits that consist of NAND gates. Determine the logic operation carried out by these circuits?

Detailed Solution for Test: Realization of Logic Gates - Question 1

Detailed Solution for Test: Realization of Logic Gates - Question 2

1 Crore+ students have signed up on EduRev. Have you? Download the App |

Test: Realization of Logic Gates - Question 3

The input to a logic gate is A = 1100 and B = 1010. What will be the output, if the logic gate is NAND gate?

Detailed Solution for Test: Realization of Logic Gates - Question 3

Detailed Solution for Test: Realization of Logic Gates - Question 4

Test: Realization of Logic Gates - Question 5

In the circuit shown in the figure, if C = 0, the expression for Y is

Detailed Solution for Test: Realization of Logic Gates - Question 5

Test: Realization of Logic Gates - Question 6

Determine the Boolean function of the following circuit.

Detailed Solution for Test: Realization of Logic Gates - Question 6

Test: Realization of Logic Gates - Question 7

The Boolean function Y = AB + CD is to be realized using only 2 input NAND gates. The minimum number of gates required is

Detailed Solution for Test: Realization of Logic Gates - Question 7

Test: Realization of Logic Gates - Question 8

In an all NOR gate realization of a combinational circuit all EVEN and ODD level gates behave like

Detailed Solution for Test: Realization of Logic Gates - Question 8

Test: Realization of Logic Gates - Question 9

Consider the logic circuit with input signal TEST shown in the figure. All gates in the figure shown have identical non-zero delay. The signal TEST which was at logic LOW is switched to logic HIGH and maintained at logic HIGH. The output

Detailed Solution for Test: Realization of Logic Gates - Question 9

Test: Realization of Logic Gates - Question 10

The output equivalent circuit of following circuit is

Detailed Solution for Test: Realization of Logic Gates - Question 10

Information about Test: Realization of Logic Gates Page

In this test you can find the Exam questions for Test: Realization of Logic Gates solved & explained in the simplest way possible.
Besides giving Questions and answers for Test: Realization of Logic Gates, EduRev gives you an ample number of Online tests for practice

Download as PDF