All Courses
Get the App Signup / Login
Sign in Open App
Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Tests  >  Test: Synchronous & Asynchronous BUS - Computer Science Engineering (CSE) MCQ

Test: Synchronous & Asynchronous BUS - Computer Science Engineering (CSE) MCQ


Test Description

20 Questions MCQ Test - Test: Synchronous & Asynchronous BUS

Test: Synchronous & Asynchronous BUS for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Test: Synchronous & Asynchronous BUS questions and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus.The Test: Synchronous & Asynchronous BUS MCQs are made for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests for Test: Synchronous & Asynchronous BUS below.
Solutions of Test: Synchronous & Asynchronous BUS questions in English are available as part of our course for Computer Science Engineering (CSE) & Test: Synchronous & Asynchronous BUS solutions in Hindi for Computer Science Engineering (CSE) course. Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free. Attempt Test: Synchronous & Asynchronous BUS | 20 questions in 20 minutes | Mock test for Computer Science Engineering (CSE) preparation | Free important questions MCQ to study for Computer Science Engineering (CSE) Exam | Download free PDF with solutions
Test: Synchronous & Asynchronous BUS - Question 1
Save

 The primary function of the BUS is

Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 1

Answer: a
Explanation: The BUS is used to allow the passage of commands and data between cpu and devices.

Test: Synchronous & Asynchronous BUS - Question 2
Save

The classification of BUSes into synchronous and asynchronous is based on

Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 2

Answer: c
Explanation: The BUS are classified into different types for convenience of use and depending on the device.

1 Crore+ students have signed up on EduRev. Have you? Download the App
Test: Synchronous & Asynchronous BUS - Question 3
Save

The device which starts data transfer is called

Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 3

Answer: d
Explanation: The device which starts the data transfer is called as initiator.

Test: Synchronous & Asynchronous BUS - Question 4
Save

The device which interacts with the initiator is
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 4

Answer: a
Explanation: The device which recieves the commands from the initiator for data transfer.

Test: Synchronous & Asynchronous BUS - Question 5
Save

In synchronous BUS, the devices get the timing signals from
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 5

Answer: b
Explanation: The devices recieve their timing signals from the clock line of the BUS.

Test: Synchronous & Asynchronous BUS - Question 6
Save

 The delays caused in the switching of the timing signals is due to
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 6

Answer: c
Explanation: The time taken for the signal to reach the BUS from the device or the circuit accounts for this delay.

Test: Synchronous & Asynchronous BUS - Question 7
Save

The time for which the data is to be on the BUS is affected by
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 7

Answer: d
Explanation: The time for which the data is held is larger than the time taken for propogation delay and setup time.

Test: Synchronous & Asynchronous BUS - Question 8
Save

The Master strobes the slave at the end of each clock cycle in Synchronous BUS. 
Test: Synchronous & Asynchronous BUS - Question 9
Save

Which is fed into the BUS first by the initiator..??
Test: Synchronous & Asynchronous BUS - Question 10
Save

_____________ signal is used as an acknowledgement signal by the slave in Multiple cycle transfers.
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 10

Answer: b
Explanation: The slave once it recieves the commands and address from the master strobes the ready line indicating to the master that the commands are recieved.

Test: Synchronous & Asynchronous BUS - Question 11
Save

 The master indicates that the address is loaded onto the BUS,by activating _____ signal.
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 11

Answer: a
Explanation: The signal activated by the master in the asynchronous mode of transmission is used to intimate the slave the required data is on the BUS.

Test: Synchronous & Asynchronous BUS - Question 12
Save

The devices with variable speeds are usually connected using asynchronous BUS. 
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 12

Answer: a
Explanation: The devices with variable speeds are connected using asynchronous BUS, as the devices share a master-slave relationship.

Test: Synchronous & Asynchronous BUS - Question 13
Save

The MSYN signal is initiated
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 13

Answer: b
Explanation: This signal is activated by the master to tell the slave that the required commands are on the BUS.

Test: Synchronous & Asynchronous BUS - Question 14
Save

 In IBM’s S360/370 systems _____ lines are used to select the I/O devices.
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 14

Answer: a
Explanation: The signal is used to scan and connect to input or output devices.

Test: Synchronous & Asynchronous BUS - Question 15
Save

The meter in and out lines are used for
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 15

Answer: a
Explanation: The line is used to monitor the devices usage for a process.

Test: Synchronous & Asynchronous BUS - Question 16
Save

MRDC stands for _______
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 16

Answer: b
Explanation: The command is used to initiate a read from memory operation.

Test: Synchronous & Asynchronous BUS - Question 17
Save

The BUS that allows I/O,memory and Processor to coexist is _______
Test: Synchronous & Asynchronous BUS - Question 18
Save

 The transmission on the asynchronous BUS is also called as _____
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 18

Answer: d
Explanation: The asynchronous transmission is termed as Hand-Shake transfer because the master intimates the slave after each step of the transfer.

Test: Synchronous & Asynchronous BUS - Question 19
Save

 Asynchronous mode of transmission is suitable for systems with multiple peripheral devices. 
Detailed Solution for Test: Synchronous & Asynchronous BUS - Question 19

Answer: a
Explanation: This mode of transmission is suitable for multiple device situation as it supports variable speed transfer.

Test: Synchronous & Asynchronous BUS - Question 20
Save

The asynhronous BUS mode of transmission allows for a faster mode of data transfer. 
Information about Test: Synchronous & Asynchronous BUS Page
In this test you can find the Exam questions for Test: Synchronous & Asynchronous BUS solved & explained in the simplest way possible. Besides giving Questions and answers for Test: Synchronous & Asynchronous BUS, EduRev gives you an ample number of Online tests for practice

Top Courses for Computer Science Engineering (CSE)

Download as PDF

Top Courses for Computer Science Engineering (CSE)

Important Questions for Synchronous & Asynchronous BUS

Find all the important questions for Synchronous & Asynchronous BUS at EduRev.Get fully prepared for Synchronous & Asynchronous BUS with EduRev's comprehensive question bank and test resources. Our platform offers a diverse range of question papers covering various topics within the Synchronous & Asynchronous BUS syllabus. Whether you need to review specific subjects or assess your overall readiness, EduRev has you covered. The questions are designed to challenge you and help you gain confidence in tackling the actual exam. Maximize your chances of success by utilizing EduRev's extensive collection of Synchronous & Asynchronous BUS resources.

Synchronous & Asynchronous BUS MCQs with Answers

Prepare for the Synchronous & Asynchronous BUS within the Computer Science Engineering (CSE) exam with comprehensive MCQs and answers at EduRev. Our platform offers a wide range of practice papers, question papers, and mock tests to familiarize you with the exam pattern and syllabus. Access the best books, study materials, and notes curated by toppers to enhance your preparation. Stay updated with the exam date and receive expert preparation tips and paper analysis. Visit EduRev's official website today and access a wealth of videos and coaching resources to excel in your exam.

Online Tests for Synchronous & Asynchronous BUS

Practice with a wide array of question papers that follow the exam pattern and syllabus. Our platform offers a user-friendly interface, allowing you to track your progress and identify areas for improvement. Access detailed solutions and explanations for each test to enhance your understanding of concepts. With EduRev's Online Tests, you can build confidence, boost your performance, and ace Synchronous & Asynchronous BUS with ease. Join thousands of successful students who have benefited from our trusted online resources.
© EduRev
Education Revolution
Follow Us
Signup to see your scores go up within 7 days!
Access 1000+ FREE Docs, Videos and Tests
Takes less than 10 seconds to signup