All Courses
Get the App Signup / Login
Sign in Open App
All Exams  >   Computer Science Engineering (CSE)  >   Embedded Systems (Web)  >   All Questions

All questions of Software Engineering Issues for Computer Science Engineering (CSE) Exam

 Which of the following contains the hexadecimal coding?
  • a)
    object file
  • b)
    assembly file
  • c)
    coded file
  • d)
    decoded file
Correct answer is option 'A'. Can you explain this answer?

Raksha Mishra answered
Explanation: The output of the pre-processor is given to the compiler which produces an assembler file from the instruction codes of the processor and this possesses libraries and then these assembly file is converted into the object file and this possesses the coding of hexadecimal.
Clear all your Computer Science Engineering (CSE) doubts with EduRev

 Which command takes the object file and searches library files to find the routine calls?
  • a)
    simulator
  • b)
    emulator
  • c)
    debugger
  • d)
    linker
Correct answer is option 'D'. Can you explain this answer?

Shruti Basak answered
Explanation: The linker is also known as a loader. It can take the object file and searches the library files to find the routine it calls. The linker can give the final control to the programmer concerning how unresolved references are reconciled, where the sections are located in the memory, which routines are used, and so on.

 Which of the following is an analogue extension of the VHDL?
  • a)
    VHDL-AMS
  • b)
    System VHDL
  • c)
    Verilog
  • d)
    System Verilog
Correct answer is option 'A'. Can you explain this answer?

Anshika Kaur answered
Explanation: The VHDL-AMS is the extension of the VHDL and this includes the analogue and mixed behaviour of the signals.

 Which of the following models the components like resistors, capacitors etc?
  • a)
    register-transfer level
  • b)
    layout model
  • c)
    circuit level model
  • d)
    switch-level model
Correct answer is option 'C'. Can you explain this answer?

Sagnik Singh answered
Explanation: The circuit-level model simulation is used for the circuit theory and its components such as the resistors, inductors, capacitors, voltage sources, current sources. This simulation also involves the partial differential equations.

Which of the following gives the final control to the programmer?
  • a)
    linker
  • b)
    compiler
  • c)
    locater
  • d)
    simulator
Correct answer is option 'A'. Can you explain this answer?

Pranav Patel answered
Explanation: The linker can give the final control to the programmer concerning how unresolved references are reconciled, where the sections are located in the memory, which routines are used, and so on.

Which file is converted to an object file?
  • a)
    hex file
  • b)
    decoded file
  • c)
    coded file
  • d)
    assembly file
Correct answer is option 'D'. Can you explain this answer?

Sanchita Chauhan answered
Explanation: The output of the pre-processor is given to the compiler which produces an assembler file from the instruction codes of the processor and this possesses libraries. The assembly file is then converted into the object file and this contains the hexadecimal coding.

How many kinds of wait statements are available in the VHDL design?
  • a)
    3
  • b)
    4
  • c)
    5
  • d)
    6
Correct answer is option 'B'. Can you explain this answer?

Nitya Choudhury answered
Introduction:
In VHDL (Very High-Speed Integrated Circuit Hardware Description Language) design, wait statements are used to introduce delays or to synchronize the execution of different parts of the code. These statements are essential for controlling the flow of execution and for accurate timing in digital designs.

Explanation:
There are four kinds of wait statements available in VHDL design, which are as follows:

1. Wait for: This is the most commonly used wait statement in VHDL. It is used to introduce a delay for a specified amount of time or until a specific condition is met. The syntax for the wait for statement is as follows:
```
wait for [or ];
```

2. Wait on: The wait on statement is used to suspend the process execution until a signal on the sensitivity list changes. It is typically used in sequential processes to wait for a specific signal event. The syntax for the wait on statement is as follows:
```
wait on ;
```

3. Wait until: The wait until statement is used to suspend the process execution until a specific condition becomes true. It allows the process to wait until a certain event occurs before continuing with the execution. The syntax for the wait until statement is as follows:
```
wait until ;
```

4. Wait statement with sensitivity list: The wait statement with sensitivity list is used to suspend the process execution until any signal in the sensitivity list changes. It is commonly used in concurrent processes to wait for multiple signals before proceeding. The syntax for the wait statement with sensitivity list is as follows:
```
wait on ;
```

Conclusion:
In conclusion, there are four kinds of wait statements available in VHDL design - wait for, wait on, wait until, and wait statement with sensitivity list. These statements provide different ways to introduce delays, synchronize the execution of processes, and control the flow of VHDL code. Understanding and correctly using these wait statements is crucial for designing accurate and efficient digital systems using VHDL.

Who proposed the CSA theory?
  • a)
    Russell
  • b)
    Jacome
  • c)
    Hayes
  • d)
    Ritchie
Correct answer is option 'C'. Can you explain this answer?

Saptarshi Saha answered
CSA Theory Proposal
The CSA (Communicative Stress Analysis) theory was proposed by Hayes.

Hayes
Hayes is credited with proposing the CSA theory, which is a model used in analyzing stress distribution in words and phrases. Hayes' work in this area has been influential in the field of linguistics and phonetics.

CSA Theory
The CSA theory focuses on how stress patterns in language can impact communication and understanding. It looks at how different stress patterns can change the meaning and emphasis of words and phrases.

Contribution to Linguistics
Hayes' proposal of the CSA theory has contributed to our understanding of stress patterns in language and how they affect communication. This theory has been used in various applications, such as speech recognition systems and language teaching.

Significance in Phonetics
In the field of phonetics, the CSA theory has provided valuable insights into the prosodic features of language. By analyzing stress patterns, researchers can better understand how speakers convey meaning through intonation and rhythm.
Overall, Hayes' proposal of the CSA theory has had a significant impact on the study of language and communication, providing a framework for analyzing stress patterns and their effects on linguistic expression.

Which model includes the geometric information?
  • a)
    switch-level model
  • b)
    layout model
  • c)
    gate level model
  • d)
    register-transfer level
Correct answer is option 'B'. Can you explain this answer?

Palak Saini answered
Explanation: The layout reflects the actual circuit model. It includes the geometric information and cannot be simulated directly since it does not provide the information regarding the behavior.

Each unit to be modelled in a VHDL design is known as
  • a)
    behavioural model
  • b)
    design architecture
  • c)
    design entity
  • d)
    structural model
Correct answer is option 'C'. Can you explain this answer?

Lekshmi Shah answered
Explanation: Each unit to be modelled in a VHDL design is known as the design entity or the VHDL entity. There are two types of ingredients are used. These are the entity declaration and the architecture declaration.

Which hardware description language is more flexible?
  • a)
    VHDL
  • b)
    Verilog
  • c)
    C
  • d)
    C++
Correct answer is option 'A'. Can you explain this answer?

Arindam Malik answered
Explanation: The Verilog is less flexible compared to the VHDL, that is, it allows the hardware entities to be instantiated in loops which help to build up a structural description. But Verilog, on the other hand, focuses more on the built-in features.

 Which of the following is also known as loader?
  • a)
    locater
  • b)
    linker
  • c)
    assembler
  • d)
    compiler
Correct answer is option 'B'. Can you explain this answer?

Prerna Joshi answered
Explanation: The linker is also known as a loader. It can take the object file and searches the library files to find the routine it calls.

Which of the following is the most frequently used circuit-level model?
  • a)
    SPICE
  • b)
    VHDL
  • c)
    Verilog
  • d)
    System Verilog
Correct answer is option 'A'. Can you explain this answer?

Bibek Choudhary answered
SPICE
SPICE (Simulation Program with Integrated Circuit Emphasis) is the most frequently used circuit-level model in electronic design automation. It is a simulation program that is widely used for analyzing and simulating analog circuits. Here are some key points about SPICE:
- Simulation Program with Integrated Circuit Emphasis (SPICE): SPICE is a powerful tool for simulating and analyzing analog circuits. It allows designers to predict circuit behavior before actually building the physical circuit.
- Accuracy: SPICE provides high accuracy in simulating circuit behavior, making it an essential tool for circuit designers to validate their designs.
- Complexity: SPICE can handle complex circuits with various components such as resistors, capacitors, inductors, and transistors. It can simulate both linear and non-linear circuits.
- Applications: SPICE is used in various applications including integrated circuit design, power electronics, signal processing, and communication systems.
- Circuit-Level Modeling: SPICE is specifically designed for circuit-level modeling, making it the go-to choice for simulating and analyzing analog circuits.
Overall, SPICE is an essential tool for circuit designers to analyze, simulate, and validate their circuit designs before moving on to the physical implementation stage. It provides accurate results and can handle complex circuit designs effectively.

Which of the following is an abstraction of the signal impedance?
  • a)
    level
  • b)
    strength
  • c)
    size
  • d)
    nature
Correct answer is option 'B'. Can you explain this answer?

Srishti Yadav answered
Explanation: The systems contain electrical signals of different strengths and it needs to compute the strength and the logic level resulting from a connection of two or more sources of electrical signals. The strength is the abstraction of the signal impedance.

Which statement replaces all occurrences of the identifier with string?
  • a)
    # define identifier string
  • b)
    # include
  • c)
    # define MACRO()
  • d)
    # ifdef
Correct answer is option 'A'. Can you explain this answer?

Ashutosh Mukherjee answered
Explanation: # define statement can replace all occurrences of the identifier with string. Similarly, it is able to define the constants, which also make the code easier to understand.

Which of the following describes the connections between the entity port and the local component?
  • a)
    port map
  • b)
    one-to-one map
  • c)
    many-to-one map
  • d)
    one-to-many maps
Correct answer is option 'A'. Can you explain this answer?

Srishti Yadav answered
Explanation: The port map describes the connection between the entity port and the local component. The component is declared by component declaration and the entity ports are mapped with the port mapping.

Which of the following is standardised as IEEE 1364?
  • a)
    C
  • b)
    C++
  • c)
    FORTRAN
  • d)
    Verilog
Correct answer is option 'D'. Can you explain this answer?

Jay Basu answered
Explanation: The Verilog is a hardware description language which was developed for modelling hardware and electronic devices. This was later standardised by IEEE standard 1364.

Which of the following are capable of displaying output signal waveforms resulting from stimuli applied to the inputs?
  • a)
    VHDL simulator
  • b)
    VHDL emulator
  • c)
    Which of the following are capable of displaying output signal waveforms resulting from stimuli applied to the inputs?a) VHDL simulatorb) VHDL emulator
  • d)
    Which of the following are capable of displaying output signal waveforms resulting from stimuli applied to the inputs?a) VHDL simulatorb) VHDL emulatorc) VHDL debugge
Correct answer is option 'A'. Can you explain this answer?

Saptarshi Saha answered
Explanation:
There are different tools used in digital design and verification to simulate and debug VHDL code. Among these tools, VHDL simulators are specifically designed to simulate VHDL code and display output signal waveforms resulting from stimuli applied to the inputs. Here's a breakdown of the different tools mentioned and their capabilities:

VHDL Simulator:
- A VHDL simulator is a software tool used to simulate the behavior of a VHDL design.
- It allows designers to test their VHDL code by providing input stimuli and observing the resulting output waveforms.
- VHDL simulators can display simulation results graphically, showing signal waveforms over time.
- This tool is essential for verifying the functionality of VHDL designs and detecting any errors or issues in the code.

VHDL Emulator:
- A VHDL emulator is a hardware-based tool used to emulate the behavior of a VHDL design.
- While emulators can also be used for testing and debugging, they are more focused on hardware emulation rather than waveform simulation.
- Emulators are often used for testing designs on physical hardware to verify their functionality.

VHDL Debugger:
- A VHDL debugger is a tool used for debugging VHDL code by allowing designers to step through the code, set breakpoints, and inspect variables.
- While VHDL debuggers are essential for identifying and fixing issues in the code, they are not specifically designed for displaying output signal waveforms resulting from stimuli applied to the inputs.
In conclusion, out of the tools mentioned, only a VHDL simulator is capable of displaying output signal waveforms resulting from stimuli applied to the inputs.

Which level model components like ALU, memories registers, muxes and decoders?
  • a)
    switch level
  • b)
    register-transfer level
  • c)
    gate level
  • d)
    circuit level
Correct answer is option 'B'. Can you explain this answer?

Sagnik Singh answered
Explanation: The register-transfer level modelling models all the components like the arithmetic and logical unit(ALU), memories, registers, muxes, decoders etc and this modelling is always cycled truly.

 Which of the following is a superset of Verilog?
  • a)
    Verilog
  • b)
    VHDL
  • c)
    System Verilog
  • d)
    System VHDL
Correct answer is option 'C'. Can you explain this answer?

Aravind Sengupta answered
Superset of Verilog: System Verilog

System Verilog is a hardware description and verification language that is widely used in the field of digital design and verification. It is an extension of the Verilog language and provides additional features and capabilities.

Verilog:
- Verilog is a hardware description language (HDL) that is used to model and design digital systems.
- It is primarily used for designing and simulating digital circuits at various levels of abstraction.
- Verilog is a procedural language, meaning that it allows the description of hardware behavior as a sequence of instructions.
- It is a popular language for digital design and has been widely adopted in the industry.

VHDL:
- VHDL (VHSIC Hardware Description Language) is another hardware description language that is used for modeling and designing digital systems.
- It is a standardized language and is commonly used in the field of electronic design automation (EDA).
- VHDL is a concurrent language, meaning that it allows the description of hardware behavior as a set of concurrent processes.
- It is often used for complex digital designs and has a strong type system and extensive support for verification.

System Verilog:
- System Verilog is an extension of the Verilog language that provides additional features and capabilities for hardware description and verification.
- It combines the features of Verilog with those of VHDL, making it a powerful and versatile language for digital design and verification.
- System Verilog includes features such as object-oriented programming, constrained randomization, and assertions, which are not available in Verilog.
- It also provides enhanced support for verification methodologies such as the Universal Verification Methodology (UVM).

Conclusion:
- While both Verilog and VHDL are widely used hardware description languages, System Verilog is considered a superset of Verilog.
- System Verilog extends the capabilities of Verilog and provides additional features that are useful for digital design and verification.
- Therefore, the correct answer is option 'C': System Verilog.

Which of the following are header files?
  • a)
    #include
  • b)
    file
  • c)
    struct()
  • d)
    proc()
Correct answer is option 'A'. Can you explain this answer?

Abhijeet Unni answered
Explanation: The #include is a header file which defines the standard constants, variable types, and many other functions. This can also include some standard libraries.

 Which of the following provide more features for transistor-level descriptions?
  • a)
    C++
  • b)
    C
  • c)
    VHDL
  • d)
    Verilog
Correct answer is option 'D'. Can you explain this answer?

Samarth Ghosh answered
Transistor-level descriptions are used to represent the behavior and functionality of transistors in a circuit. These descriptions provide a low-level representation of the circuit and are commonly used in the design and simulation of integrated circuits. There are several languages that can be used to describe transistor-level designs, such as C, C++, VHDL, and Verilog. Among these options, Verilog provides more features for transistor-level descriptions.

Why Verilog is the correct answer:
1. Designed for Hardware Description: Verilog is specifically designed for hardware description and is widely used in the digital design industry. It provides a concise and efficient way to describe the behavior of digital systems, making it suitable for transistor-level descriptions.

2. Strong Simulation Capabilities: Verilog offers strong simulation capabilities, allowing designers to simulate and verify the functionality of their transistor-level designs. It supports both event-driven and cycle-based simulation, enabling accurate modeling of complex circuits.

3. Hierarchical Design: Verilog supports hierarchical design, which allows complex circuits to be described and organized in a modular and hierarchical manner. This makes it easier to design and manage large-scale transistor-level descriptions.

4. Abstraction Levels: Verilog provides different levels of abstraction, including gate-level, dataflow, and behavioral modeling. This flexibility allows designers to choose the appropriate level of detail for their transistor-level descriptions, depending on the specific requirements of the design.

5. Industry Standard: Verilog is an industry-standard hardware description language (HDL) and is widely supported by electronic design automation (EDA) tools. It has a large user base and extensive libraries of pre-designed components, making it easier to design, test, and integrate transistor-level descriptions into larger systems.

Conclusion:
While C, C++, and VHDL are also used for hardware description, Verilog stands out as the preferred language for transistor-level descriptions due to its design focus, simulation capabilities, support for hierarchical design, different levels of abstraction, and industry-wide adoption.

Which of the following function can interpret data in the C language?
  • a)
    printf
  • b)
    scanf
  • c)
    proc
  • d)
    file
Correct answer is option 'B'. Can you explain this answer?

Bhavana Saha answered
Answer:

Introduction:
The C language is a high-level programming language that is widely used for developing system applications. It is known for its efficiency and flexibility. In order to interpret or manipulate data in the C language, certain functions are utilized. One such function is the `scanf()` function.

Explanation:
The `scanf()` function is a standard input function in the C language that is used for reading input from the user. It is primarily used to interpret data from the standard input stream, such as the keyboard. This function allows the programmer to specify the format in which the data should be entered and stored.

Usage:
The `scanf()` function is commonly used to store values entered by the user into variables. It can interpret various types of data, including integers, characters, and floating-point numbers. Here is an example of how the `scanf()` function can be used to interpret data in the C language:

```c
#include

int main() {
int num;

printf("Enter a number: ");
scanf("%d", &num);

printf("The number entered is: %d", num);

return 0;
}
```

In the above example, the `scanf()` function is used to read an integer value entered by the user and store it in the variable `num`. The `%d` format specifier is used to indicate that an integer value is expected. The `&` operator is used to pass the address of the variable `num` so that the value can be stored in it.

Conclusion:
In conclusion, the `scanf()` function is used to interpret data in the C language. It allows the programmer to read input from the user and store it in variables. By specifying the format of the data to be entered, the `scanf()` function can effectively interpret different types of data.

What do VHSIC stand for?
  • a)
    very high speed integrated chip
  • b)
    very high sensor integrated chip
  • c)
    Verilog system integrated chip
  • d)
    Verilog speed integrated chip
Correct answer is option 'A'. Can you explain this answer?

Palak Khanna answered
Explanation: The VHSIC stands for very high speed integrated chip and VHDL was designed in the context of the VHSIC, developed by the department of defence in the US.

 Which of the following is a systematic way of building up value sets?
  • a)
    CSA theory
  • b)
    Bayes theorem
  • c)
    Russell’s power mode;
  • d)
    first power model
Correct answer is option 'A'. Can you explain this answer?

Ayush Mehta answered
Explanation: The CSA theory is proposed by Hayes. The theory is based on the systematic way of building up value sets, that is the electronics design system uses a variety of value sets, like 2, 3 etc. The goal of developing discrete value sets is to avoid the problems of solving network equations.

Which hardware description language is more popular in Europe?
  • a)
    VHDL
  • b)
    System log
  • c)
    Verilog
  • d)
    C
Correct answer is option 'A'. Can you explain this answer?

Nisha Das answered
Popularity of Hardware Description Languages in Europe
In the realm of hardware design, hardware description languages (HDLs) play a crucial role in defining and simulating electronic systems. Among the various HDLs, VHDL is regarded as the most popular in Europe.
Reasons for VHDL's Popularity
- Standardization: VHDL was developed under the auspices of the U.S. Department of Defense in the 1980s. Its adoption as an IEEE standard (IEEE 1076) has made it a widely recognized and accepted language in Europe.
- Strong Support for Complex Systems: VHDL is particularly suited for complex systems and is often favored in industries such as aerospace and defense, where reliability and precision are paramount.
- Robustness: VHDL’s strong typing and structural capabilities allow for the creation of complex designs, making it a preferred choice for rigorous applications.
- Education and Research: Many European universities incorporate VHDL into their engineering curricula, which promotes its use in academia and subsequently in the industry.
Comparative Usage
- Verilog: While Verilog is popular in other regions, particularly in the United States, its use in Europe is less prevalent compared to VHDL.
- SystemVerilog: This is an extension of Verilog and is gaining traction, but it has not yet surpassed the foundational role of VHDL in Europe.
- System Logic: This term is less recognized as a standalone HDL and does not have the same level of adoption or standardization as VHDL.
In conclusion, VHDL's historical significance, industry standards, and educational integration contribute to its prominence in Europe, making it the preferred choice for hardware description in many engineering projects.

Which model uses transistors as their basic components?
  • a)
    switch model
  • b)
    gate level
  • c)
    circuit level
  • d)
    layout model
Correct answer is option 'A'. Can you explain this answer?

Saptarshi Saha answered
Switch Model:
- The switch model uses transistors as its basic components.
- Transistors are used to represent the basic building blocks in a digital circuit.

Explanation:
Transistors are fundamental components in digital circuit design. They are used to implement logic gates, which are the building blocks of digital circuits. In the switch model, transistors are utilized to represent the behavior of logic gates. By controlling the flow of current between different nodes, transistors can mimic the functionality of logical operations such as AND, OR, and NOT.

Importance of Transistors:
- Transistors provide the ability to perform complex logical operations in digital circuits.
- They offer high speed and low power consumption compared to traditional mechanical switches.
- Transistors enable the miniaturization of electronic devices, leading to the development of smaller and more efficient technologies.

Conclusion:
In summary, the switch model relies on transistors as its basic components to implement digital logic. Transistors play a crucial role in the design and operation of digital circuits, providing the necessary functionality to process and manipulate binary data.

Which of the following produces an assembler file in the compilation process?
  • a)
    pre-processor
  • b)
    assembler
  • c)
    compiler
  • d)
    post-processing
Correct answer is option 'C'. Can you explain this answer?

Malavika Banerjee answered
Explanation: The output of the pre-processor is given to the compiler in which it produces an assembler file from the instruction codes of the processor.

 Which of the following provides multiple-valued logic with eight signal strength?
  • a)
    Verilog
  • b)
    VHDL
  • c)
    C
  • d)
    C++
Correct answer is option 'A'. Can you explain this answer?

Avantika Shah answered
Explanation: The Verilog supports the multiple-valued logic with eight different signal strength but Verilog is less flexible compared to the VHDL, that is, it allows the hardware entities to be instantiated in loops which help to build up a structural description.

 Which of the following is an abstraction of the signal voltage?
  • a)
    level
  • b)
    strength
  • c)
    nature
  • d)
    size
Correct answer is option 'A'. Can you explain this answer?

Rajesh Mukherjee answered
Explanation: Most of the systems contain electrical signals of different strengths and levels. The level of the signal is the abstraction of the signal voltage and the strength is the abstraction of the signal impedance.

Which of the following processes the source code before it goes to the compiler?
  • a)
    compiler
  • b)
    simulator
  • c)
    pre-processor
  • d)
    emulator
Correct answer is option 'C'. Can you explain this answer?

Krithika Kaur answered
Explanation: The pre-processor is responsible for processing the source code before it goes to the compiler and this in turn allows the programmer to define variable types, constants, and much other information.

Which of the following language can describe the hardware?
  • a)
    C
  • b)
    C++
  • c)
    JAVA
  • d)
    VHDL
Correct answer is option 'D'. Can you explain this answer?

Kunal Gupta answered
Explanation: The VHDL is the hardware description language which describes the hardware whereas the C, C++ and JAVA are software languages.

 Which compiling option is used to compile programs to form part of a library?
  • a)
    -c
  • b)
    -p
  • c)
    -f
  • d)
    -g
Correct answer is option 'A'. Can you explain this answer?

Kajal Sharma answered
Explanation: There are several options for the compilers. The option -c compiles the linking stage and then leaves the object file. This option is used to compile programs to form a part of the library.

Which model cannot simulate directly?
  • a)
    circuit level model
  • b)
    switch-level model
  • c)
    gate level model
  • d)
    layout model
Correct answer is option 'D'. Can you explain this answer?

Athul Pillai answered
Explanation: The layout model reflects the actual circuit model and this include the geometric information and this model cannot be simulated directly because it does not provide the information regarding the behavior.

Which wait statement does follow a condition?
  • a)
    wait for
  • b)
    wait until
  • c)
    wait
  • d)
    wait on
Correct answer is option 'B'. Can you explain this answer?

Parth Sen answered
Explanation: The wait until follows a condition. The condition may be an arithmetic or logical one and the wait for statement follows time duration, it might be in microseconds or nanoseconds or any other time unit. Similarly, the wait on statement follows a signal list and the wait statement suspends indefinitely.

What is the first stage of the compilation process?
  • a)
    pre-processing
  • b)
    post-processing
  • c)
    compilation
  • d)
    linking
Correct answer is option 'A'. Can you explain this answer?

Dishani Basu answered
Explanation: The pre-processing involves the first stage of the compilation process in which the include files are added. This file defines the standard functions, constants etc and the output is fed to the compiler.

 Which model of SystemC uses floating point numbers to denote time?
  • a)
    SystemC 1.0
  • b)
    SystemC 2.0
  • c)
    SystemC 3.0
  • d)
    SystemC 4.0
Correct answer is option 'A'. Can you explain this answer?

Nisha Das answered
Explanation: The SystemC includes several models of the time units. SystemC 1.0 uses floating point numbers which denote time.

Which of the following has the include file?
  • a)
    emulator
  • b)
    debugger
  • c)
    pre-processor
  • d)
    simulator
Correct answer is option 'C'. Can you explain this answer?

Shalini Rane answered
Explanation: The pre-processor produces the source code before it goes to the compiler and this allows the programmer to define variable types, constants, and much other information. This pre-processor also has include files and combines them into the program source.

Which model is used to denote the boolean functions?
  • a)
    switch level
  • b)
    gate level model
  • c)
    circuit level
  • d)
    layout model
Correct answer is option 'B'. Can you explain this answer?

Mahi Yadav answered
Explanation: The gate level model is used to denote the boolean functions and the simulation only consider the behaviour of the gate.

Which of the following allows the programmer to define constants?
  • a)
    pre-processor
  • b)
    compiler
  • c)
    emulator
  • d)
    debugger
Correct answer is option 'A'. Can you explain this answer?

Kunal Sen answered
Explanation: The pre-processor processes the source code before it goes to the compiler and this allows the programmer to define variable types, constants, and much other information.

Which hardware description language is popular in the US?
  • a)
    System Verilog
  • b)
    System log
  • c)
    Verilog
  • d)
    VHDL
Correct answer is option 'C'. Can you explain this answer?

Avantika Shah answered
Explanation: Verilog and VHDL are almost similar in their characteristics and have a similar number of users. The VHDL is more popular in Europe whereas Verilog is more popular in the US.

Which statement is used to condense the code to improve the eligibility?
  • a)
    # define MACRO()
  • b)
    # include
  • c)
    if
  • d)
    else-if
Correct answer is option 'A'. Can you explain this answer?

Palak Saini answered
Explanation: The # define MACRO() statement is used to condense the code for improving the code eligibility or for space reasons.

What do ESL stand for?
  • a)
    EEPROM system level
  • b)
    Electronic-system level
  • c)
    Electrical system level
  • d)
    Electron system level
Correct answer is option 'B'. Can you explain this answer?

Parth Sen answered
Explanation: The ESL is electronic-system level and the SystemC is associated with the ESL and TLM. The SystemC is also applied to the architectural exploration, performance modelling, software development and so on.

Which assembler option is used to turn off long or short address optimization?
  • a)
    -n
  • b)
    -V
  • c)
    -m
  • d)
    -o
Correct answer is option 'A'. Can you explain this answer?

Naina Shah answered
Explanation: The option -o puts the assembler into the file obj file, -V can write the assembler’s version number on the standard error output, -m runs the macro preprocessor on the source file and -n turns off the long or short address optimization.

Which is the standard C compiler used for the UNIX systems?
  • a)
    simulator
  • b)
    compiler
  • c)
    cc
  • d)
    sc
Correct answer is option 'C'. Can you explain this answer?

Naina Shah answered
Explanation: The cc is the standard C compiler used in the UNIX system. Its command lines can be pre-processed, compiled, assembled and linked to create an executable file.

Which assembler option runs the m4 macro preprocessor on the source file?
  • a)
    -n
  • b)
    -m
  • c)
    -V
  • d)
    -o
Correct answer is option 'B'. Can you explain this answer?

Prerna Joshi answered
Explanation: The option -o puts the assembler into the file obj file, -V can write the assembler’s version number on the standard error output, -m runs the macro preprocessor on the source file and -n turns off the long or short address optimization.

Which of the following is a C++ class library?
  • a)
    C++
  • b)
    C
  • c)
    JAVA
  • d)
    SystemC
Correct answer is option 'D'. Can you explain this answer?

Abhay Ghoshal answered
Explanation: System C is a C++ class library which helps in solving the behavioural, resolution, simulation time problems.

Chapter doubts & questions for Software Engineering Issues - Embedded Systems (Web) 2025 is part of Computer Science Engineering (CSE) exam preparation. The chapters have been prepared according to the Computer Science Engineering (CSE) exam syllabus. The Chapter doubts & questions, notes, tests & MCQs are made for Computer Science Engineering (CSE) 2025 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests here.

Chapter doubts & questions of Software Engineering Issues - Embedded Systems (Web) in English & Hindi are available as part of Computer Science Engineering (CSE) exam. Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.

Embedded Systems (Web)

47 videos|69 docs|65 tests

Signup to see your scores go up within 7 days!

Study with 1000+ FREE Docs, Videos & Tests
10M+ students study on EduRev
© EduRev
Education Revolution
Signup to see your scores go up within 7 days!
Access 1000+ FREE Docs, Videos and Tests
Takes less than 10 seconds to signup