All Courses
Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity Get the App Login Join for Free
Sign in Open App
Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Questions  >  Consider a memory is consists of 1024 frames ... Start Learning for Free
Consider a memory is consists of 1024 frames (0 to 1023), each frame contains  64B and byte addressable. An array of size A[512][512] is stored in the memory. A[0][0] is at frame 1 byte 0. What is the address of A[60][100]?
  • a)
    480st frame
  • b)
    483rd frame
  • c)
    482nd frame
  • d)
    484th frame
Correct answer is option 'C'. Can you explain this answer?
Clear all your Computer Science Engineering (CSE) doubts with EduRev
Verified Answer
Consider a memory is consists of 1024 frames (0 to 1023), each frame c...
Since the first element A [0] [0] is at frame 1 and byte 0
Before reaching A[60] [100] the array element A[60][99] element has been stored
So total 60 complete row already been stored containing 60 ´ 512 + 100 = 30820 elements
Number of blocks required is 30820/64 = 481.5625.c 
So we required total 481 complete block so address will go on 482nd block.
View all questions of this test
Most Upvoted Answer
Consider a memory is consists of 1024 frames (0 to 1023), each frame c...
The given problem involves determining the memory address of a specific element in a 2-dimensional array stored in memory. We are given that the memory consists of 1024 frames, each containing 64 bytes. Let's break down the solution step by step:

1. Frame Calculation:
- Each frame contains 64 bytes, and we have a total of 1024 frames. Therefore, the total memory size is 1024 * 64 = 65536 bytes.

2. Array Size Calculation:
- The array A has dimensions of 512x512.
- Each element in the array is of size 1 byte.
- Therefore, the total size of the array is 512 * 512 * 1 = 262144 bytes.

3. Frame Number Calculation for A[60][100]:
- To calculate the frame number, we need to find the offset of the desired element within the array.
- The offset can be calculated by multiplying the row index by the number of columns and adding the column index. In this case, it would be: (60 * 512) + 100 = 30720 + 100 = 30820.
- Since each frame contains 64 bytes, we can divide the offset by 64 to find the frame number: 30820 / 64 = 481.5625.
- Since the frame number is a whole number, we can round it up to the nearest integer to get the frame number: 482.

4. Memory Address Calculation:
- The memory address of the desired element can be calculated by multiplying the frame number by the size of each frame (64 bytes) and adding the byte offset within the frame.
- The byte offset within the frame can be calculated by taking the remainder of the offset divided by the size of each frame: 30820 % 64 = 20.
- Therefore, the memory address of A[60][100] would be: (482 * 64) + 20 = 30848.

Therefore, the correct answer is option 'C', which states that the address of A[60][100] is in the 482nd frame.
Explore Courses for Computer Science Engineering (CSE) exam

Similar Computer Science Engineering (CSE) Doubts

A processor uses 2-level page tables for virtual to physical address translation. Page tables for both levels are stored in the main memory. Virtual and physical addresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96%. The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit rate of 90%. Main memory access time is 10 ns, cache access time is 1 ns, and TLB access time is also 1 ns. Suppose a process has only the following pages in its virtual address space: two contiguous code pages starting at virtual address 0x00000000, two contiguous data pages starting at virtual address 000400000, and a stack page starting at virtual address 0FFFFF000. The amount of memory required for storing the page tables of this process is

A processor uses 2-level page tables for virtual to physical address translation. Page tables for both levels are stored in the main memory. Virtual and physical addresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96%. The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit rate of 90%. Main memory access time is 10 ns, cache access time is 1 ns, and TLB access time is also 1 ns. Assuming that no page faults occur, the average time taken to access a virtual address is approximately (to the nearest 0.5 ns)

A processor uses 2-level page tables for virtual to physical address translation. Page tables for both levels are stored in the main memory. Virtual and physical addresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96%. The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit rate of 90%. Main memory access time is 10 ns, cache access time is 1 ns, and TLB access time is also 1 ns. Assuming that no page faults occur, the average time taken to access a virtual address is approximately (to the nearest 0.5 ns)

Top Courses for Computer Science Engineering (CSE)View all

Top Courses for Computer Science Engineering (CSE)

Consider a memory is consists of 1024 frames (0 to 1023), each frame contains 64B and byte addressable. An array of size A[512][512] is stored in the memory. A[0][0] is at frame 1 byte 0. What is the address of A[60][100]?a)480st frameb)483rd framec)482nd framed)484th frameCorrect answer is option 'C'. Can you explain this answer?
Question Description
Consider a memory is consists of 1024 frames (0 to 1023), each frame contains 64B and byte addressable. An array of size A[512][512] is stored in the memory. A[0][0] is at frame 1 byte 0. What is the address of A[60][100]?a)480st frameb)483rd framec)482nd framed)484th frameCorrect answer is option 'C'. Can you explain this answer? for Computer Science Engineering (CSE) 2025 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about Consider a memory is consists of 1024 frames (0 to 1023), each frame contains 64B and byte addressable. An array of size A[512][512] is stored in the memory. A[0][0] is at frame 1 byte 0. What is the address of A[60][100]?a)480st frameb)483rd framec)482nd framed)484th frameCorrect answer is option 'C'. Can you explain this answer? covers all topics & solutions for Computer Science Engineering (CSE) 2025 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for Consider a memory is consists of 1024 frames (0 to 1023), each frame contains 64B and byte addressable. An array of size A[512][512] is stored in the memory. A[0][0] is at frame 1 byte 0. What is the address of A[60][100]?a)480st frameb)483rd framec)482nd framed)484th frameCorrect answer is option 'C'. Can you explain this answer?.
Solutions for Consider a memory is consists of 1024 frames (0 to 1023), each frame contains 64B and byte addressable. An array of size A[512][512] is stored in the memory. A[0][0] is at frame 1 byte 0. What is the address of A[60][100]?a)480st frameb)483rd framec)482nd framed)484th frameCorrect answer is option 'C'. Can you explain this answer? in English & in Hindi are available as part of our courses for Computer Science Engineering (CSE). Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.
Here you can find the meaning of Consider a memory is consists of 1024 frames (0 to 1023), each frame contains 64B and byte addressable. An array of size A[512][512] is stored in the memory. A[0][0] is at frame 1 byte 0. What is the address of A[60][100]?a)480st frameb)483rd framec)482nd framed)484th frameCorrect answer is option 'C'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of Consider a memory is consists of 1024 frames (0 to 1023), each frame contains 64B and byte addressable. An array of size A[512][512] is stored in the memory. A[0][0] is at frame 1 byte 0. What is the address of A[60][100]?a)480st frameb)483rd framec)482nd framed)484th frameCorrect answer is option 'C'. Can you explain this answer?, a detailed solution for Consider a memory is consists of 1024 frames (0 to 1023), each frame contains 64B and byte addressable. An array of size A[512][512] is stored in the memory. A[0][0] is at frame 1 byte 0. What is the address of A[60][100]?a)480st frameb)483rd framec)482nd framed)484th frameCorrect answer is option 'C'. Can you explain this answer? has been provided alongside types of Consider a memory is consists of 1024 frames (0 to 1023), each frame contains 64B and byte addressable. An array of size A[512][512] is stored in the memory. A[0][0] is at frame 1 byte 0. What is the address of A[60][100]?a)480st frameb)483rd framec)482nd framed)484th frameCorrect answer is option 'C'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice Consider a memory is consists of 1024 frames (0 to 1023), each frame contains 64B and byte addressable. An array of size A[512][512] is stored in the memory. A[0][0] is at frame 1 byte 0. What is the address of A[60][100]?a)480st frameb)483rd framec)482nd framed)484th frameCorrect answer is option 'C'. Can you explain this answer? tests, examples and also practice Computer Science Engineering (CSE) tests.
Explore Courses for Computer Science Engineering (CSE) exam

Top Courses for Computer Science Engineering (CSE)

Explore Courses
SaveJoin the Discussion on the App for FREE
Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev
Get App
© EduRev
Education Revolution
Signup to see your scores go up within 7 days!
Access 1000+ FREE Docs, Videos and Tests
Takes less than 10 seconds to signup