The performance of a pipelined processor suffers ifa)the pipeline stages have different delaysb)consecutive instructions are dependent on each otherc)the pipeline stages share hardware resourcesd)All of the aboveCorrect answer is option 'D'. Can you explain this answer? - EduRev Computer Science Engineering (CSE) Question

Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity

Open App

Computer Science Engineering (CSE) Exam > Computer Science Engineering (CSE) Questions > The performance of a pipelined processor suff...

Join the Discussion on the App

The performance of a pipelined processor suffers if

a)
the pipeline stages have different delays
b)
consecutive instructions are dependent on each other
c)
the pipeline stages share hardware resources
d)
All of the above

Correct answer is option 'D'. Can you explain this answer?

FREE This question is part of

Test: Pipelining- 1

Attempt Test

Attempt this Test

Verified Answer

The performance of a pipelined processor suffers ifa)the pipeline stag...

Answer: D
A: Yes. Total delay = Max (All delays) + Register Delay.
B: Yes, if data forwarding is not there.
C: Yes, like ID and EX shares ID/EX register.

View all questions of this test

View all answers Start learning for free

< Previous Question Next Question >

Explore Courses for Computer Science Engineering (CSE) exam

Similar Computer Science Engineering (CSE) Doubts

The performance of a pipelined processor suffers if _______.

View answer

Instruction execution in a processor is divided into 5 stages.Instruction Fetch(IF), Instruction Decode (ID), Operand Fetch(OF), Execute(EX), and Write Back(WB),These stages take5,4,20, 10and3nanoseconds (ns) respectively. A pipelined implementation of the processor requires buffering between each pair of consecutive stages with a delay of2 ns. Two pipelined implementations of the processor are contemplated:(i) a nave pipeline implementation (NP) with 5 stages and(ii) an efficient pipeline (EP) where the OF stage id divided into stages OF1 and OF2 with execution times of 12 ns and 8 ns respectively.The speedup (correct to two decimals places) achieved by EP over NP in executing 20 independent instructions with no hazards is ________________.Note:This questions appeared as Numerical Answer Type.

View answer

Consider the following x86 machine instruction sequence:ADD EAX, EBXSUB ECX, EAXADD EBX, ECXThe first instruction adds the contents of the 32-bit registers EAX and EBX and stores the result in EAX. The second instruction subtracts the contents of EAX from ECX and stores the result in ECX. These instructions are to be executed in a pipelined instruction processor with the following 4 stages: fetch instruction (FI), decode instruction and calculate addresses (D

View answer

Consider an instruction pipeline with five stages without any branch prediction: Fetch Instruction (FI), Decode Instruction(DI), Fetch Operand (FO), Execute Instruction (EI) and Write Operand (WO). The stage delays for FI, DI, FO, EI and WO are5 ns, 7 ns, 10 ns, 8 ns and 6 ns, respectively. There are intermediate storage buffers after each stage and the delay of eachbuffer is 1 ns. A program consisting of 12 instructions I1, I2, I3, , I12 is executed in this pipelined processor. Instruction I4is the only branch instruction and its branch target is I9. If the branch is taken during the execution of this program, thetime (in ns) needed to complete the program is

View answer

Consider a pipelined processor operating at 2 GHZ with 5 stages, Instruction fetch (IF), Instruction decode (ID), Execute (EX), Memory access (MEM), and write back (WB). Each stage of the pipeline, except the EX stage, takes one cycle. The EX takes one cycle for ADD and SUB, three cycles for MUL, two cycles for DIV Instruction.Consider the following instructions:Find, the number of true data dependences in the above code and the execution time using operand forwarding technique respectively is______.

View answer

Top Courses for Computer Science Engineering (CSE)View all

GATE Computer Science Engineering(CSE) 2025 Mock Test Series

Question Bank for GATE Computer Science Engineering

Programming and Data Structures

Top Courses for Computer Science Engineering (CSE)

View all

The performance of a pipelined processor suffers ifa)the pipeline stages have different delaysb)consecutive instructions are dependent on each otherc)the pipeline stages share hardware resourcesd)All of the aboveCorrect answer is option 'D'. Can you explain this answer?

Share with a Friend

Answer this doubt

Question Description
The performance of a pipelined processor suffers ifa)the pipeline stages have different delaysb)consecutive instructions are dependent on each otherc)the pipeline stages share hardware resourcesd)All of the aboveCorrect answer is option 'D'. Can you explain this answer? for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about The performance of a pipelined processor suffers ifa)the pipeline stages have different delaysb)consecutive instructions are dependent on each otherc)the pipeline stages share hardware resourcesd)All of the aboveCorrect answer is option 'D'. Can you explain this answer? covers all topics & solutions for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for The performance of a pipelined processor suffers ifa)the pipeline stages have different delaysb)consecutive instructions are dependent on each otherc)the pipeline stages share hardware resourcesd)All of the aboveCorrect answer is option 'D'. Can you explain this answer?.

Solutions for The performance of a pipelined processor suffers ifa)the pipeline stages have different delaysb)consecutive instructions are dependent on each otherc)the pipeline stages share hardware resourcesd)All of the aboveCorrect answer is option 'D'. Can you explain this answer? in English & in Hindi are available as part of our courses for Computer Science Engineering (CSE). Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.

Here you can find the meaning of The performance of a pipelined processor suffers ifa)the pipeline stages have different delaysb)consecutive instructions are dependent on each otherc)the pipeline stages share hardware resourcesd)All of the aboveCorrect answer is option 'D'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of The performance of a pipelined processor suffers ifa)the pipeline stages have different delaysb)consecutive instructions are dependent on each otherc)the pipeline stages share hardware resourcesd)All of the aboveCorrect answer is option 'D'. Can you explain this answer?, a detailed solution for The performance of a pipelined processor suffers ifa)the pipeline stages have different delaysb)consecutive instructions are dependent on each otherc)the pipeline stages share hardware resourcesd)All of the aboveCorrect answer is option 'D'. Can you explain this answer? has been provided alongside types of The performance of a pipelined processor suffers ifa)the pipeline stages have different delaysb)consecutive instructions are dependent on each otherc)the pipeline stages share hardware resourcesd)All of the aboveCorrect answer is option 'D'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice The performance of a pipelined processor suffers ifa)the pipeline stages have different delaysb)consecutive instructions are dependent on each otherc)the pipeline stages share hardware resourcesd)All of the aboveCorrect answer is option 'D'. Can you explain this answer? tests, examples and also practice Computer Science Engineering (CSE) tests.

Explore Courses for Computer Science Engineering (CSE) exam