Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Questions  >  Which of the following DMA transfer modes and... Start Learning for Free
Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width?  
  • a)
    Transparent DMA and Polling interrupts
  • b)
    Cycle-stealing and Vectored interrupts
  • c)
    Block transfer and Vectored interrupts
  • d)
    Block transfer and Polling interrupts
Correct answer is option 'C'. Can you explain this answer?
Verified Answer
Which of the following DMA transfer modes and interrupt handling mecha...
CPU  get highest bandwidth in transparent DMA and polling. but it asked for I/O bandwidth not cpu bandwidth so option (A) is wrong.

In case of Cycle stealing, in each cycle time device send data then wait again after few CPU cycle it sends to memory . So option (B) is wrong.

In case of Polling CPU takes the initiative so I/O bandwidth can not be high so option (D) is wrong .

Consider Block transfer, in each single block device send data so bandwidth ( means the amount of data ) must be high . This makes option (C) correct.
View all questions of this test
Most Upvoted Answer
Which of the following DMA transfer modes and interrupt handling mecha...
Block transfer and Vectored interrupts enable the highest I/O bandwidth.

Block Transfer:
Block transfer is a DMA transfer mode where data is transferred in blocks rather than individual bytes. In this mode, the DMA controller transfers a block of data from the I/O device to memory or vice versa without the need for CPU intervention after the initial setup. This allows for efficient and fast data transfer as multiple bytes can be transferred in a single operation.

Vectored Interrupts:
Vectored interrupts are a type of interrupt handling mechanism where the interrupting device provides additional information, such as the address of the interrupt service routine (ISR), along with the interrupt request. This allows the CPU to directly jump to the specific ISR without the need for searching through a vector table. Vectored interrupts reduce the overhead associated with interrupt handling and enable faster response times.

Reasoning:
- Transparent DMA is a transfer mode where the DMA controller takes control of the system bus and transfers data directly between the I/O device and memory. However, it does not involve interrupt handling mechanisms. Therefore, it does not provide the highest I/O bandwidth as the CPU cannot perform other tasks during the transfer.
- Cycle-stealing is a transfer mode where the DMA controller temporarily halts the CPU's operation to transfer a small number of data bytes. It is not as efficient as block transfer for high-bandwidth data transfer.
- Polling interrupts involve the CPU actively checking for interrupt requests from devices. This can be time-consuming and inefficient for high-bandwidth data transfer as the CPU spends a significant amount of time checking for interrupts instead of performing other tasks.

Summary:
- Block transfer mode allows for efficient transfer of data in blocks, reducing the overhead associated with transferring individual bytes.
- Vectored interrupts provide faster interrupt handling by directly jumping to the specific ISR, reducing the search time in a vector table.
- Combining block transfer and vectored interrupts enables the highest I/O bandwidth as it allows for efficient data transfer and faster interrupt handling.
Free Test
Community Answer
Which of the following DMA transfer modes and interrupt handling mecha...
In block transfer the entire block of data is transferred, so the I/O bandwidth required is high.

And in vectored interrupts, I/O device along with interrupts send vectored address of interrupt service routine, so require high I/O bandwidth.

Hence, option (C) is correct
Explore Courses for Computer Science Engineering (CSE) exam

Top Courses for Computer Science Engineering (CSE)

Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width? a)Transparent DMA and Polling interruptsb)Cycle-stealing and Vectored interruptsc)Block transfer and Vectored interruptsd)Block transfer and Polling interruptsCorrect answer is option 'C'. Can you explain this answer?
Question Description
Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width? a)Transparent DMA and Polling interruptsb)Cycle-stealing and Vectored interruptsc)Block transfer and Vectored interruptsd)Block transfer and Polling interruptsCorrect answer is option 'C'. Can you explain this answer? for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width? a)Transparent DMA and Polling interruptsb)Cycle-stealing and Vectored interruptsc)Block transfer and Vectored interruptsd)Block transfer and Polling interruptsCorrect answer is option 'C'. Can you explain this answer? covers all topics & solutions for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width? a)Transparent DMA and Polling interruptsb)Cycle-stealing and Vectored interruptsc)Block transfer and Vectored interruptsd)Block transfer and Polling interruptsCorrect answer is option 'C'. Can you explain this answer?.
Solutions for Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width? a)Transparent DMA and Polling interruptsb)Cycle-stealing and Vectored interruptsc)Block transfer and Vectored interruptsd)Block transfer and Polling interruptsCorrect answer is option 'C'. Can you explain this answer? in English & in Hindi are available as part of our courses for Computer Science Engineering (CSE). Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.
Here you can find the meaning of Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width? a)Transparent DMA and Polling interruptsb)Cycle-stealing and Vectored interruptsc)Block transfer and Vectored interruptsd)Block transfer and Polling interruptsCorrect answer is option 'C'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width? a)Transparent DMA and Polling interruptsb)Cycle-stealing and Vectored interruptsc)Block transfer and Vectored interruptsd)Block transfer and Polling interruptsCorrect answer is option 'C'. Can you explain this answer?, a detailed solution for Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width? a)Transparent DMA and Polling interruptsb)Cycle-stealing and Vectored interruptsc)Block transfer and Vectored interruptsd)Block transfer and Polling interruptsCorrect answer is option 'C'. Can you explain this answer? has been provided alongside types of Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width? a)Transparent DMA and Polling interruptsb)Cycle-stealing and Vectored interruptsc)Block transfer and Vectored interruptsd)Block transfer and Polling interruptsCorrect answer is option 'C'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width? a)Transparent DMA and Polling interruptsb)Cycle-stealing and Vectored interruptsc)Block transfer and Vectored interruptsd)Block transfer and Polling interruptsCorrect answer is option 'C'. Can you explain this answer? tests, examples and also practice Computer Science Engineering (CSE) tests.
Explore Courses for Computer Science Engineering (CSE) exam

Top Courses for Computer Science Engineering (CSE)

Explore Courses
Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev