Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Questions  >  If half adders and full adders are implemente... Start Learning for Free
If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will be 
  • a)
    0,17
  • b)
    16,1
  • c)
    1 , 1 6
  • d)
    8 , 8
Correct answer is option 'C'. Can you explain this answer?
Verified Answer
If half adders and full adders are implemented using gates, then for t...
As we know that n bit full adder circuit can represent (n + 1) bits sum. In order to represent addition of two 17 bits numbers we require minimum of 16 full adder and 1 half adder.
Note: For the first bit we can use either HA or FA. Hence, for addition of two 17 bit numbers inspire of 17 full adders we can perform the same task using 16 FA and 1 HA.
Hence (c) is the correct option.
View all questions of this test
Explore Courses for Computer Science Engineering (CSE) exam

Top Courses for Computer Science Engineering (CSE)

If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will bea)0,17b)16,1c)1 , 1 6d)8 , 8Correct answer is option 'C'. Can you explain this answer?
Question Description
If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will bea)0,17b)16,1c)1 , 1 6d)8 , 8Correct answer is option 'C'. Can you explain this answer? for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will bea)0,17b)16,1c)1 , 1 6d)8 , 8Correct answer is option 'C'. Can you explain this answer? covers all topics & solutions for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will bea)0,17b)16,1c)1 , 1 6d)8 , 8Correct answer is option 'C'. Can you explain this answer?.
Solutions for If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will bea)0,17b)16,1c)1 , 1 6d)8 , 8Correct answer is option 'C'. Can you explain this answer? in English & in Hindi are available as part of our courses for Computer Science Engineering (CSE). Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.
Here you can find the meaning of If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will bea)0,17b)16,1c)1 , 1 6d)8 , 8Correct answer is option 'C'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will bea)0,17b)16,1c)1 , 1 6d)8 , 8Correct answer is option 'C'. Can you explain this answer?, a detailed solution for If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will bea)0,17b)16,1c)1 , 1 6d)8 , 8Correct answer is option 'C'. Can you explain this answer? has been provided alongside types of If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will bea)0,17b)16,1c)1 , 1 6d)8 , 8Correct answer is option 'C'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will bea)0,17b)16,1c)1 , 1 6d)8 , 8Correct answer is option 'C'. Can you explain this answer? tests, examples and also practice Computer Science Engineering (CSE) tests.
Explore Courses for Computer Science Engineering (CSE) exam

Top Courses for Computer Science Engineering (CSE)

Explore Courses
Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev