A mod–n counter using a synchronous binary up–counter with...
Concept:
CLR: It is an active low signal. It is activated when CLR = 0 and it resets the FF.
CLR: It is an active high signal. It is activated when CLR = 1 and it Resets the FF.
Synchronous: Synchronous clear is synchronized with the clock. It waits for a clock pulse to Reset FF output.
Asynchronous: Asynchronous Clear is not synchronized with the clock. It does not wait for a clock pulse to Reset FF output.
Application:
From given sequential circuit:
CLR = QB ⋅ QC
When both QB & QC equal to 1 then CLR = 0. Otherwise CLR = 1
Now,

Since it is given that the counter have synchronous clear input, the output of the counter will reset at the 7
th clock pulse.
∴ The mod of the counter, n = 7
View all questions of this testA mod–n counter using a synchronous binary up–counter with...
Concept:
CLR: It is an active low signal. It is activated when CLR = 0 and it resets the FF.
CLR: It is an active high signal. It is activated when CLR = 1 and it Resets the FF.
Synchronous: Synchronous clear is synchronized with the clock. It waits for a clock pulse to Reset FF output.
Asynchronous: Asynchronous Clear is not synchronized with the clock. It does not wait for a clock pulse to Reset FF output.
Application:
From given sequential circuit:
CLR = QB ⋅ QC
When both QB & QC equal to 1 then CLR = 0. Otherwise CLR = 1
Now,

Since it is given that the counter have synchronous clear input, the output of the counter will reset at the 7
th clock pulse.
∴ The mod of the counter, n = 7