Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table:a)The instruction I3 gets executed in the 10th clock cycle.b)Number of True dependencies are 3.c)Total number of clock cycles required are 11.d)Total execution time is 2200 picoseconds.Correct answer is option 'A,B,C'. Can you explain this answer?

EduRev

All Courses

Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity

Open App

GATE Exam > GATE Questions > Consider a 5-stage pipeline having stages as ...

Join the Discussion on the App

a)
The instruction I₃ gets executed in the 10th clock cycle.
b)
Number of True dependencies are 3.
c)
Total number of clock cycles required are 11.
d)
Total execution time is 2200 picoseconds.

Correct answer is option 'A,B,C'. Can you explain this answer?

FREE This question is part of

Test: Instruction Pipeline

Attempt Test

Attempt this Test

Most Upvoted Answer

Consider a 5-stage pipeline having stages as Instruction Fetch (IF), I...

Here operand forwarding is used from EX to OF stage.

Instruction I3 is dependent on both I1 and I2, so we will fetch the operand for I3 after execution of instruction I1.
When execution of I2 gets completed, we can execute the instruction I3.
Similarly, I4 is dependent on I3. We can only execute I4 after the execution of I3.
Option (1)- True, from above diagrammatic representation, we can see that I3 gets executed in 10th cycle.
Option (2)- True, 3 RAW (Read After Write) dependencies are there

So, total RAW dependencies are 3.
RAW is also known as True dependency.
Option (3)- True, Last instruction I4 gets executed in 11th cycle.
So, total clock cycles required are 11.
Option (3)- True, Total execution time = Total number of clock cycles × clock cycle time
Clock cycle time = 1/Clock rate

Total execution time = 11 × 0.2 ns
= 2.2 ns
= 2.2 x 10^–9 sec
= 2.2 x 10³ × 10^–12 sec
= 2200 x 10–12 sec
= 2200 picoseconds

Free Test

FREE

Test: Instruction Pipeline
10 Ques | 30 Min

Start Free Test

View all free GATE tests

Community Answer

Consider a 5-stage pipeline having stages as Instruction Fetch (IF), I...

Here operand forwarding is used from EX to OF stage.

Total execution time = 11 × 0.2 ns
= 2.2 ns
= 2.2 x 10^–9 sec
= 2.2 x 10³ × 10^–12 sec
= 2200 x 10–12 sec
= 2200 picoseconds

Share via Whatsapp

View all answers Start learning for free

< Previous Question Next Question >

Explore Courses for GATE exam

Similar GATE Doubts

Consider an instruction pipeline with five stages without any branch prediction: FetchInstruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) andWrite Operand (WO). The stage delays for FI, DI, FO, EI and WO are 5 ns, 7 ns, 10 ns, 8 nsand 6 ns, respectively. There are intermediate storage buffers after each stage and the delay ofeach buffer is 1 ns. A program consisting of I2 instructions I1 , I2 , I3 ,......I is executed in thispipelined processor. Instruction I4 is the only branch instruction and its branch target is 9 I . Ifthe branch is taken during the execution of this program, the time (in ns) needed to completethe program is

View answer

An instruction pipeline has 4 stages Instruction Fetch(IF), Instruction Decode(ID), Execute instruction (Ex), Write Back(WB). All instructions take all stages and takes 4 clock cycles. Branch instructions are not overlapped, i.e. the instructions after the branch are not fetched till branch is known. Branch is known in the execute phase. Suppose 20 % instructions are conditional and 80 % unconditional. Calculate speed up for 100 instructions (upto 2 decimal plac e). Ignore the case that the branch may not be taken.

View answer

A 5 stage pipelined processor has IF, ID, EXE, MEM and WB. WB stage operation is divided into two parts. In the first part register write operation and in the second part register read operation is performed. The latencies of all those stages are 300, 400, 500, 500 and 300 (in nano secon d) respectively. Consider the following code is executed on this processorFind minimum number of nop instructions (no operation) to eliminate hazards without using operans forwarding. (Assume each instruction takes one cycle to complete its operation in every stag e) Correct answer is '4'. Can you explain this answer?

View answer

Consider a non-pipelined processor operating at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor. Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions, 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALU instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is _____. Correct answer is between '2.15,2.18'. Can you explain this answer?

View answer

Consider a non-pipelined processor operating at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor.Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions. 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALL) instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is ________. Correct answer is '2.16'. Can you explain this answer?

View answer

Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table:a)The instruction I3 gets executed in the 10th clock cycle.b)Number of True dependencies are 3.c)Total number of clock cycles required are 11.d)Total execution time is 2200 picoseconds.Correct answer is option 'A,B,C'. Can you explain this answer?

Share with a Friend

Answer this doubt

Question Description
Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table:a)The instruction I3 gets executed in the 10th clock cycle.b)Number of True dependencies are 3.c)Total number of clock cycles required are 11.d)Total execution time is 2200 picoseconds.Correct answer is option 'A,B,C'. Can you explain this answer? for GATE 2024 is part of GATE preparation. The Question and answers have been prepared according to the GATE exam syllabus. Information about Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table:a)The instruction I3 gets executed in the 10th clock cycle.b)Number of True dependencies are 3.c)Total number of clock cycles required are 11.d)Total execution time is 2200 picoseconds.Correct answer is option 'A,B,C'. Can you explain this answer? covers all topics & solutions for GATE 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table:a)The instruction I3 gets executed in the 10th clock cycle.b)Number of True dependencies are 3.c)Total number of clock cycles required are 11.d)Total execution time is 2200 picoseconds.Correct answer is option 'A,B,C'. Can you explain this answer?.

Solutions for Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table:a)The instruction I3 gets executed in the 10th clock cycle.b)Number of True dependencies are 3.c)Total number of clock cycles required are 11.d)Total execution time is 2200 picoseconds.Correct answer is option 'A,B,C'. Can you explain this answer? in English & in Hindi are available as part of our courses for GATE. Download more important topics, notes, lectures and mock test series for GATE Exam by signing up for free.

Here you can find the meaning of Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table:a)The instruction I3 gets executed in the 10th clock cycle.b)Number of True dependencies are 3.c)Total number of clock cycles required are 11.d)Total execution time is 2200 picoseconds.Correct answer is option 'A,B,C'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table:a)The instruction I3 gets executed in the 10th clock cycle.b)Number of True dependencies are 3.c)Total number of clock cycles required are 11.d)Total execution time is 2200 picoseconds.Correct answer is option 'A,B,C'. Can you explain this answer?, a detailed solution for Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table:a)The instruction I3 gets executed in the 10th clock cycle.b)Number of True dependencies are 3.c)Total number of clock cycles required are 11.d)Total execution time is 2200 picoseconds.Correct answer is option 'A,B,C'. Can you explain this answer? has been provided alongside types of Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table:a)The instruction I3 gets executed in the 10th clock cycle.b)Number of True dependencies are 3.c)Total number of clock cycles required are 11.d)Total execution time is 2200 picoseconds.Correct answer is option 'A,B,C'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table:a)The instruction I3 gets executed in the 10th clock cycle.b)Number of True dependencies are 3.c)Total number of clock cycles required are 11.d)Total execution time is 2200 picoseconds.Correct answer is option 'A,B,C'. Can you explain this answer? tests, examples and also practice GATE tests.

Explore Courses for GATE exam