Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE) PDF Download

BIASING FET:-

   For the proper functioning of a linear FET amplifier, it is necessary to maintain the operating point Q stable in the central portion of the pinch off region. The Q point should be independent of device parameter variations and ambient temperature variations.

This can be achieved by suitably selecting the gate to source voltage VGS and drain current ID which is referred to as biasing

   JFET biasing circuits are very similar to BJT biasing circuits. The main difference between JFET circuits and BJT circuits is the operation of the active components themselves.

        There are mainly two types of Biasing circuits

  1. Self bias
  2. Voltage divider bias.

 

7.3.1. SELF BIAS:-

Self bias is a JFET biasing circuit that uses a source resistor to help reverse bias the JFET gate.

                        A  self bias circuit is shown in the fig 7.3

                             Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

Self bias is the most common type of JFET bias. This JFET must be operated such that gate source junction is always reverse biased. This condition requires a negative VGS for an N-channel JFET and a positive VGS for P-channel JFET. This can be achieved using the self bias arrangement as shown in Fig 7.3. The gate resistor RG doesn’t affect the bias because it has essentially no voltage drop across it, and the gate remains at 0V. RG is necessary only to isolate an ac signal from ground in amplifier applications. The voltage drop across resistor RS makes gate source junction reverse biased.

DC analysis of self Bias:-

In the following DC analysis , the N-channel JFET shown in the fig7.4. is used for illustration.

For DC analysis, we can replace coupling capacitors by open circuits and we can also replace the resistor RG by a short circuit equivalent.

:. IG = 0

The relation between ID and VGS is given by-

             ID=Idss Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

VGS for N channel JFET is =-ID RS

Substuting  this value in the above equation

Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

For the N-chanel FET in the above figure

Is produces a voltage drop across Rs and makes the source positive w.r.t ground

in any JFET circuit all the source current passes through the device to drain circuit this is due to the fact that there is no significant gate current

therefore we can define source current as Is=Id and Vg=0 then

Vs= Is Rs =IdRs

Vgs=Vg-Vs=0-IdRs=-IdRs

Drawing the self bias line:-

Typical transfer characteristics for a self biased JFET are shown in the fig7.5.

The maximum drain current is 6mA and the gate source cut off voltage is -3V. This means the gate voltage has to be between 0 and -3V.

Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

Now using the equation VGS = -IDRS and assuming RS of any suitable value we can draw the self bias line.

Let us assume RS = 500Ω

 With this Rs , we can plot two points corresponding to ID = 0 and Id = IDSS

      for ID = 0

VGS = -ID RS

VGS = 0 X (500.Ω) = 0V

So the first point is (0 ,0)

                                      ( Id, VGS)

For ID= IDSS=6mA

VGS = (-6mA) (500 Ω) = -3V

So the 2nd  Point will be (6mA,-3V)

By plotting these two points, we can draw the straight line through the points. This line will intersect the transconductance curve and it is known as self bias line. The intersection point gives the operating point of the self bias JFET for the circuit.

At Q point , the ID is slightly  > than 2mA and VGS is slightly > -1V. The Q point for the self bias JFET depends on the value of Rs.If Rs is large, Q point far down on the transconductance curve ,ID is small, when Rs is small Q point is far up on the curve , ID is large.

 

VOLTAGE DIVIDER BIAS:-

Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

The fig7.6 shows N channel JFET with voltage divider bias. The voltage at the source of JFET must be more positive than the voltage at the gate in order to keep the gate to source junction reverse biased. The source voltage is

VS = IDRS

The gate voltage is set by resistors R1 and R2 as expressed by the following equation using the voltage divider formula.

Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

For dc analysis fig 7.7                        

Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

Applying KVL to the input circuit

VG-VGS-VS =0

:: VGS = VG-Vs=VG-ISRS

VGS = VG-IDRS       :: IS = ID

Applying KVL to the input circuit we get

VDS+IDRD+VS-VDD =0

::VDS = V,-IDRD-IDR,

VDS = VDD-ID ( RD +RS )

The Q point of a JFET amplifier , using the voltage divider bias is 

IDQ  = IDSS [1-VGS/VP]2

VDSQ = VDD-ID ( RD+RS )

JFET AS A VVR OR VDR:-

Let us consider the drain characteristics of FET as shown in the fig.

Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

 

In this characteristics we can see that in the region before pinch off voltage, drain characteristics are linear, i.e. FET operation is linear. In this region the FET is useful as a voltage controlled resistor, i.e. the drain to source resistance is controlled by the bias voltage VGS.( In this region only FET behaves like an ordinary resistor. This resistances can be varied by VGS). The operation of FET in the region is useful in most linear applications of FET. In such an application, the FET is also referred to as a voltage variable resistor (VVR) or voltage dependent resistor (VDR).

The drain to source conductance ( rd )

                           gd= Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE) Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)   for small values of Vds which may also be expressed as

                   gd=gd0Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

where gd0 is the value of drain conductance.

When  the variation of the rwith VGS can be closely approximated by the expression

rd= Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE) Where ro = drain resistance at zero gate bias. K = a constant, dependent upon FET type.

 

APPLICATION OF VVR:

The VVR property of FET can be used to vary the voltage gain of a multistage amplifier A, as the signal level is increased. This action is called AGC automatic gain control. A typical arrangement is shown in the fig.

Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

 

Here maximum value of signal is taken rectified; filter to produce a DC voltage proportional to the output signal level. This voltage is applied to the gate of JFET, thus causing the resistance between drain and source to change. As this resistance is connected across RE, so effective RE also changes according to change in the drain to source resistance. When output signal level increases, the drain to source resistance rd increases, increasing effective RE. Increase in RE causes the gain of transistor Q1 to decrease, reducing the output signal. Exactly reverse process takes place when output signal level is decreased.

:: The output signal level is maintained constant. It is to be noted that the DC bias conditions of Q1 are not affected by JFET since FET is isolated from Q1 by capacitor C2.

 

The document Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE) is a part of the Electrical Engineering (EE) Course Analog and Digital Electronics.
All you need of Electrical Engineering (EE) at this link: Electrical Engineering (EE)
137 videos|143 docs|71 tests

Top Courses for Electrical Engineering (EE)

FAQs on Biasing FET - Analog and Digital Electronics - Electrical Engineering (EE)

1. What is biasing in FET?
Ans. Biasing in FET refers to the process of setting a proper DC operating point for the field-effect transistor to ensure optimal performance and operation.
2. Why is biasing necessary in FET circuits?
Ans. Biasing is necessary in FET circuits to establish a stable operating point that allows the transistor to amplify signals with minimal distortion and power consumption.
3. What are the different methods of biasing FET?
Ans. The common methods of biasing FET include self-biasing, voltage-divider biasing, and fixed biasing techniques.
4. How does biasing affect the performance of FET?
Ans. Proper biasing ensures that the FET operates in its linear region, allowing for accurate amplification of input signals without distortion or signal loss.
5. What are the consequences of improper biasing in FET circuits?
Ans. Improper biasing can lead to distortion, signal clipping, reduced gain, thermal instability, and even damage to the FET due to excessive current flow.
137 videos|143 docs|71 tests
Download as PDF
Explore Courses for Electrical Engineering (EE) exam

Top Courses for Electrical Engineering (EE)

Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev
Related Searches

Free

,

Semester Notes

,

MCQs

,

Summary

,

Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

,

mock tests for examination

,

Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

,

Important questions

,

Objective type Questions

,

past year papers

,

pdf

,

shortcuts and tricks

,

Viva Questions

,

Extra Questions

,

Sample Paper

,

ppt

,

Exam

,

study material

,

Biasing FET | Analog and Digital Electronics - Electrical Engineering (EE)

,

Previous Year Questions with Solutions

,

video lectures

,

practice quizzes

;