Electrical Engineering (EE) Exam  >  Electrical Engineering (EE) Notes  >  Analog and Digital Electronics  >  Master Slave Flip-Flop: S-R Flip Flops

Master Slave Flip-Flop: S-R Flip Flops | Analog and Digital Electronics - Electrical Engineering (EE) PDF Download


The D Type Master Slave Flip-Flop

Yet a further version of the D Type flip-flop is shown in Fig. 5.3.6 where two D type flip-flops are incorporated in a single device, this is the D type master-slave flip-flop. Circuit symbols for the master-slave device are very similar to those for edgetriggered flip-flops, but are now divided into two sections by a dotted line, as also illustrated in Fig 5.3.6.

FF1 (the master flip-flop) is a positive edge triggered device, and an inverted version of the CK pulse is fed from the main CK input to FF2 (the slave), also positive edge triggered. Notice that although the clock inputs on the circuit symbols suggest that this is a negative edge triggered device, data is actually taken into FF1 on the POSITIVE going edge of the CK pulse. The data also of course appears at q1 at this time, but as the CK pulse is inverted at ck2, FF2 is seeing a falling edge at the same time, so ignores the data on d2.

After the positive going edge of the external CK pulse, FF1 ignores any further data at D, and at the negative going edge of the external CK pulse, the data being held at q1 is taken into the d2 input of FF2 which now sees a positive going edge of the inverted CK pulse. Therefore data is taken into D at the positive going (rising) edge of the CK pulse, and then appears at Q at the negative going (falling) edge of the CK pulse.

 

Master Slave Flip-Flop: S-R Flip Flops | Analog and Digital Electronics - Electrical Engineering (EE)

 

Considering the master slave flip-flop as a single device, the relationship between the clock (CK) input and the Q output does look rather like a negative edge triggered device, as any change in the output occurs at the falling edge of the clock pulse. However, as illustrated in Fig. 5.3.7 this is not really negative edge triggering, because the data appearing at Q as the clock pulse returns to logic 0, is actually the data that was present at input D at the RISING edge of the CK pulse. Any further changes that may occur in data at the D input during the clock pulse are ignored. D type master-slave flip-flops are also available with asynchronous Master Slave Flip-Flop: S-R Flip Flops | Analog and Digital Electronics - Electrical Engineering (EE)  inputs making it a very versatile device indeed.

 

Master Slave Flip-Flop: S-R Flip Flops | Analog and Digital Electronics - Electrical Engineering (EE)

The document Master Slave Flip-Flop: S-R Flip Flops | Analog and Digital Electronics - Electrical Engineering (EE) is a part of the Electrical Engineering (EE) Course Analog and Digital Electronics.
All you need of Electrical Engineering (EE) at this link: Electrical Engineering (EE)
137 videos|143 docs|71 tests

Top Courses for Electrical Engineering (EE)

FAQs on Master Slave Flip-Flop: S-R Flip Flops - Analog and Digital Electronics - Electrical Engineering (EE)

1. What is a master-slave flip-flop?
Ans. A master-slave flip-flop is a type of sequential logic circuit that consists of two flip-flops, a master and a slave. It is used to store one bit of information and is commonly used in digital systems to control the timing and synchronization of signals.
2. How does an S-R flip-flop work?
Ans. An S-R flip-flop is a type of master-slave flip-flop that stands for Set-Reset flip-flop. It has two inputs, namely S (set) and R (reset). When the S input is high and the R input is low, the flip-flop sets to the high state. Conversely, when the R input is high and the S input is low, the flip-flop resets to the low state. If both S and R inputs are high, it results in an invalid state known as a race condition.
3. What is the purpose of a master-slave flip-flop in digital systems?
Ans. The purpose of a master-slave flip-flop in digital systems is to provide a stable and reliable means of storing and synchronizing data. It ensures that the output of the flip-flop remains stable during changes in input and prevents unintended state changes. This is crucial in controlling the timing and sequencing of signals in various applications.
4. How is a master-slave flip-flop different from other types of flip-flops?
Ans. A master-slave flip-flop differs from other types of flip-flops, such as D flip-flop and J-K flip-flop, in terms of its internal structure and functionality. It consists of two separate flip-flops, where the output of the master flip-flop is connected to the input of the slave flip-flop. This configuration allows for better timing control and eliminates the possibility of race conditions.
5. What are the advantages of using S-R flip-flops in digital circuits?
Ans. S-R flip-flops offer several advantages in digital circuits. Firstly, they have a simple and straightforward design, making them easy to implement. Secondly, they allow for asynchronous inputs, enabling the control of specific operations independently of the clock signal. Lastly, they can be used to build more complex sequential circuits, such as counters and registers, by connecting multiple flip-flops together.
137 videos|143 docs|71 tests
Download as PDF
Explore Courses for Electrical Engineering (EE) exam

Top Courses for Electrical Engineering (EE)

Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev
Related Searches

Important questions

,

shortcuts and tricks

,

mock tests for examination

,

Master Slave Flip-Flop: S-R Flip Flops | Analog and Digital Electronics - Electrical Engineering (EE)

,

Summary

,

Extra Questions

,

past year papers

,

study material

,

Master Slave Flip-Flop: S-R Flip Flops | Analog and Digital Electronics - Electrical Engineering (EE)

,

Free

,

Previous Year Questions with Solutions

,

practice quizzes

,

ppt

,

MCQs

,

Sample Paper

,

Master Slave Flip-Flop: S-R Flip Flops | Analog and Digital Electronics - Electrical Engineering (EE)

,

Semester Notes

,

Viva Questions

,

Objective type Questions

,

video lectures

,

pdf

,

Exam

;