All Exams >
Computer Science Engineering (CSE) >
Embedded Systems (Web) >
All Questions
All questions of Embedded Systems I/O for Computer Science Engineering (CSE) Exam
Which of the following are the three hardware signals?- a)START, STOP, ACKNOWLEDGE
- b)STOP, TERMINATE, END
- c)START, SCL, SDA
- d)STOP, SCL, SDA
Correct answer is option 'A'. Can you explain this answer?
Which of the following are the three hardware signals?
a)
START, STOP, ACKNOWLEDGE
b)
STOP, TERMINATE, END
c)
START, SCL, SDA
d)
STOP, SCL, SDA
|
Shubham Ghoshal answered |
Explanation: The three hardware signals are START, STOP and ACKNOWLEDGE. These signals helps in the transmission of data between the slave and the masters.
Which of the following can be used for long distance communication?- a)I2C
- b)Parallel port
- c)SPI
- d)RS232
Correct answer is option 'D'. Can you explain this answer?
Which of the following can be used for long distance communication?
a)
I2C
b)
Parallel port
c)
SPI
d)
RS232
|
Surbhi Kaur answered |
Explanation: A slightly different serial port called RS232 is used for long distance communication, otherwise the clock may get skewed. The low voltage signal also affect the long distance communication.
How many classifications of DMA controllers are made based on the addressing capability?- a)2
- b)3
- c)4
- d)5
Correct answer is option 'B'. Can you explain this answer?
How many classifications of DMA controllers are made based on the addressing capability?
a)
2
b)
3
c)
4
d)
5
|
Ameya Goyal answered |
Based on the addressing capability, there are three classifications of DMA (Direct Memory Access) controllers.
1. Single-Mode DMA Controller:
A single-mode DMA controller can access only a single block of memory at a time. It is capable of transferring data between a device and memory, or between two devices, but it can only access a specific block of memory during the transfer. Once the transfer is complete, the controller releases the bus and another device can take control.
2. Demand-Mode DMA Controller:
A demand-mode DMA controller is capable of accessing multiple blocks of memory during a transfer. It can dynamically allocate and release memory blocks as required by the devices. This allows for more efficient use of memory resources and reduces the need for continuous bus control. The controller can transfer data between a device and memory, or between two devices, without releasing control of the bus.
3. Block-Mode DMA Controller:
A block-mode DMA controller is an advanced version of the demand-mode DMA controller. It can perform block transfers of data between a device and memory, or between two devices, without releasing control of the bus. This means that it can transfer a block of data from one location to another without having to pause or release the bus between each transfer. This significantly improves the efficiency of the data transfer process.
In summary, the three classifications of DMA controllers based on addressing capability are single-mode, demand-mode, and block-mode DMA controllers. Each type offers different levels of flexibility and efficiency in accessing and transferring data between devices and memory.
1. Single-Mode DMA Controller:
A single-mode DMA controller can access only a single block of memory at a time. It is capable of transferring data between a device and memory, or between two devices, but it can only access a specific block of memory during the transfer. Once the transfer is complete, the controller releases the bus and another device can take control.
2. Demand-Mode DMA Controller:
A demand-mode DMA controller is capable of accessing multiple blocks of memory during a transfer. It can dynamically allocate and release memory blocks as required by the devices. This allows for more efficient use of memory resources and reduces the need for continuous bus control. The controller can transfer data between a device and memory, or between two devices, without releasing control of the bus.
3. Block-Mode DMA Controller:
A block-mode DMA controller is an advanced version of the demand-mode DMA controller. It can perform block transfers of data between a device and memory, or between two devices, without releasing control of the bus. This means that it can transfer a block of data from one location to another without having to pause or release the bus between each transfer. This significantly improves the efficiency of the data transfer process.
In summary, the three classifications of DMA controllers based on addressing capability are single-mode, demand-mode, and block-mode DMA controllers. Each type offers different levels of flexibility and efficiency in accessing and transferring data between devices and memory.
Which codec is used in digital audio?- a)A-law
- b)µ-law
- c)linear
- d)PCM
Correct answer is option 'C'. Can you explain this answer?
Which codec is used in digital audio?
a)
A-law
b)
µ-law
c)
linear
d)
PCM
|
Abhiram Goyal answered |
Explanation: In the linear codec, the relationship between the analogue and digital values are linear. This method is commonly used in digital audio communication.
Which of the following is the most commonly used buffer in the serial porting?- a)LIFO
- b)FIFO
- c)FILO
- d)LILO
Correct answer is option 'B'. Can you explain this answer?
Which of the following is the most commonly used buffer in the serial porting?
a)
LIFO
b)
FIFO
c)
FILO
d)
LILO
|
Saanvi Gupta answered |
Explanation: Most of the serial ports uses a FIFO buffer so that the data is not lost. The FIFO buffer is read to receive the data, that is, first in first out.
Which exception is used in the external interrupts and decrementer-caused exceptions?- a)synchronous precise
- b)asynchronous precise
- c)synchronous imprecise
- d)asynchronous imprecise
Correct answer is option 'B'. Can you explain this answer?
Which exception is used in the external interrupts and decrementer-caused exceptions?
a)
synchronous precise
b)
asynchronous precise
c)
synchronous imprecise
d)
asynchronous imprecise
|
Malavika Banerjee answered |
Explanation: The asynchronous precise type exception is used to handle the external interrupts and decrementer-caused exceptions. Both these can occur at any time within the instruction flow.
Which of the following is a current limiting device?- a)voltage
- b)current
- c)buffer
- d)inductor
Correct answer is option 'C'. Can you explain this answer?
Which of the following is a current limiting device?
a)
voltage
b)
current
c)
buffer
d)
inductor
|
Maitri Bose answered |
Explanation: A buffer can be used as a current limiting device. Similarly a transistor can also be used as a current limiting device.
Which of the following is used to switch heavy loads?- a)fet
- b)transistor
- c)buffer pack
- d)darlington pair
Correct answer is option 'A'. Can you explain this answer?
Which of the following is used to switch heavy loads?
a)
fet
b)
transistor
c)
buffer pack
d)
darlington pair
|
Kavya Mukherjee answered |
Explanation: The field effect transistor can be used to provide a very high effective gain and hence they can be used to switch heavy loads easily from a logic device. These are also voltage controlled transistors.
Which of the following helps in the generation of waveforms?- a)timer
- b)inputs
- c)outputs
- d)memory
Correct answer is option 'A'. Can you explain this answer?
Which of the following helps in the generation of waveforms?
a)
timer
b)
inputs
c)
outputs
d)
memory
|
|
Saanvi Gupta answered |
Explanation: The embedded systems have a timing component called timer or counter which helps in the timing reference for control sequence, provides system tick for the operating system and also helps in the generation of waveforms for the serial port baud rate generation.
Which of the following requires its own local memory and program?- a)DMA controller
- b)DMA address
- c)DMA CPU
- d)DMA peripheral
Correct answer is option 'C'. Can you explain this answer?
Which of the following requires its own local memory and program?
a)
DMA controller
b)
DMA address
c)
DMA CPU
d)
DMA peripheral
|
Pritam Chatterjee answered |
Explanation: The DMA CPU has its own address local memory and program so that it will not harm main memory bus and it is completely isolated.
How buffers are enabled in the parallel ports?- a)by the data register
- b)by data direction register
- c)by individual control register
- d)by data and individual control register
Correct answer is option 'B'. Can you explain this answer?
How buffers are enabled in the parallel ports?
a)
by the data register
b)
by data direction register
c)
by individual control register
d)
by data and individual control register
|
Aditi Gupta answered |
Explanation: The implementation of parallel port uses a couple of buffers which are enabled by the data direction register by setting the corresponding bit of the register.
How is the biasing done in LEDs?- a)forward bias
- b)no bias
- c)supply voltage
- d)reverse bias
Correct answer is option 'D'. Can you explain this answer?
How is the biasing done in LEDs?
a)
forward bias
b)
no bias
c)
supply voltage
d)
reverse bias
|
|
Gargi Sarkar answered |
Explanation: The LEDs will light up only when the diode reverse breakdown is achieved. It is usually about 2 to 2.2V.
In which register does the data is written in the master device?- a)index register
- b)accumulator
- c)SPDR
- d)status register
Correct answer is option 'C'. Can you explain this answer?
In which register does the data is written in the master device?
a)
index register
b)
accumulator
c)
SPDR
d)
status register
|
Sinjini Mehta answered |
The correct answer is option 'C' - SPDR.
SPDR stands for Serial Peripheral Data Register. It is a register that is used to store data in the master device during serial communication. Let's understand in detail why SPDR is the correct answer.
Serial Communication:
Serial communication is a method of transferring data one bit at a time, sequentially, over a single communication line. It is widely used in various devices like microcontrollers, sensors, and other peripheral devices. In serial communication, there are two devices involved - a master device and a slave device.
Master Device:
The master device is responsible for initiating and controlling the communication. It sends commands or requests to the slave device and receives data from it. The master device can be a microcontroller, a computer, or any other device capable of generating and processing serial data.
Data Transmission:
During data transmission, the master device sends data to the slave device. This data is usually stored in a register before it is transmitted. The choice of register depends on the specific microcontroller or device being used.
SPDR - Serial Peripheral Data Register:
SPDR is a register specifically designed for serial communication in microcontrollers. It is the register where the data to be transmitted is written before it is sent. The master device writes the data to be transmitted into the SPDR register, and the hardware takes care of transmitting the data bit by bit.
Advantages of using SPDR:
1. Simplifies serial communication: Using a dedicated register like SPDR for data transmission simplifies the programming and implementation of serial communication in microcontrollers.
2. Efficient data transfer: The use of SPDR ensures efficient and reliable data transfer by handling the transmission in hardware, freeing up the microcontroller's processing power for other tasks.
3. Synchronous communication: SPDR allows synchronous communication, where data is transferred in a synchronized manner with a clock signal, ensuring accurate and synchronized data transmission.
In conclusion, the data to be transmitted in the master device is written in the SPDR register. This register simplifies the process of serial communication and ensures efficient and reliable data transfer.
SPDR stands for Serial Peripheral Data Register. It is a register that is used to store data in the master device during serial communication. Let's understand in detail why SPDR is the correct answer.
Serial Communication:
Serial communication is a method of transferring data one bit at a time, sequentially, over a single communication line. It is widely used in various devices like microcontrollers, sensors, and other peripheral devices. In serial communication, there are two devices involved - a master device and a slave device.
Master Device:
The master device is responsible for initiating and controlling the communication. It sends commands or requests to the slave device and receives data from it. The master device can be a microcontroller, a computer, or any other device capable of generating and processing serial data.
Data Transmission:
During data transmission, the master device sends data to the slave device. This data is usually stored in a register before it is transmitted. The choice of register depends on the specific microcontroller or device being used.
SPDR - Serial Peripheral Data Register:
SPDR is a register specifically designed for serial communication in microcontrollers. It is the register where the data to be transmitted is written before it is sent. The master device writes the data to be transmitted into the SPDR register, and the hardware takes care of transmitting the data bit by bit.
Advantages of using SPDR:
1. Simplifies serial communication: Using a dedicated register like SPDR for data transmission simplifies the programming and implementation of serial communication in microcontrollers.
2. Efficient data transfer: The use of SPDR ensures efficient and reliable data transfer by handling the transmission in hardware, freeing up the microcontroller's processing power for other tasks.
3. Synchronous communication: SPDR allows synchronous communication, where data is transferred in a synchronized manner with a clock signal, ensuring accurate and synchronized data transmission.
In conclusion, the data to be transmitted in the master device is written in the SPDR register. This register simplifies the process of serial communication and ensures efficient and reliable data transfer.
Which software interrupt is used in MC68000?- a)Internal interrupt
- b)TRAP
- c)SWI
- d)NMI
Correct answer is option 'B'. Can you explain this answer?
Which software interrupt is used in MC68000?
a)
Internal interrupt
b)
TRAP
c)
SWI
d)
NMI
|
|
Krithika Gupta answered |
Explanation: The MC68000 uses software interrupt mechanism for accessing interrupts from the peripheral in which the instruction are created using the TRAP mechanism.
Which of the following uses two data transfers?- a)auto-incrementing counter
- b)auto-decrementing counter
- c)combined format
- d)single format
Correct answer is option 'C'. Can you explain this answer?
Which of the following uses two data transfers?
a)
auto-incrementing counter
b)
auto-decrementing counter
c)
combined format
d)
single format
|
|
Avantika Yadav answered |
Explanation: The EEPROM is having large number of registers, so auto incrementing counter will not be applicable. So there is an alternative method which uses index value that is written to the chip, prior to accessing the data. This is called combined format and this combined format uses two data transfer. One is to write the data and the other is to read.
Which mode of 8253 can provide pulse width modulation?- a)programmable one-shot
- b)square wave rate generator
- c)software triggered strobe
- d)hardware triggered strobe
Correct answer is option 'A'. Can you explain this answer?
Which mode of 8253 can provide pulse width modulation?
a)
programmable one-shot
b)
square wave rate generator
c)
software triggered strobe
d)
hardware triggered strobe
|
Navya Menon answered |
Explanation: Mode 1 of the Intel 8253 can provide pulse width modulation for the power control where the gate is connected to a zero crossing detector or a clock source.
How much voltage does the MC1489 can take ?- a)12V
- b)5V
- c)3.3V
- d)2.2V
Correct answer is option 'B'. Can you explain this answer?
How much voltage does the MC1489 can take ?
a)
12V
b)
5V
c)
3.3V
d)
2.2V
|
|
Amrutha Singh answered |
Explanation: The MC1489 is a interface chip which can take a 5V and generate internally the other voltages which are needed to meet the interface specification.
Which of the following can transfer multiple bits of data simultaneously?- a)serial port
- b)sequential port
- c)concurrent unit
- d)parallel port
Correct answer is option 'D'. Can you explain this answer?
Which of the following can transfer multiple bits of data simultaneously?
a)
serial port
b)
sequential port
c)
concurrent unit
d)
parallel port
|
|
Maitri Yadav answered |
Explanation: The parallel port can transfer multiple bits of data simultaneously. It provides the input or output binary data with a single bit allocated to each pin within the port.
Which of the following can affect the long distance communication?- a)clock
- b)resistor
- c)inductor
- d)capacitor
Correct answer is option 'A'. Can you explain this answer?
Which of the following can affect the long distance communication?
a)
clock
b)
resistor
c)
inductor
d)
capacitor
|
Tanishq Malik answered |
Explanation: For small distance communication, the clock signal which allows a synchronous transmission of data is more than enough, and the low voltage signal of TTL or CMOS is sufficient for the operation. But for long distance communication, the clock signal may get skewed and the low voltage can be affected by the cable capacitance. So for long distance communication RS232 can be used.
Which of the following is used to create H bridge?- a)switches
- b)led
- c)capacitor
- d)inductor
Correct answer is option 'A'. Can you explain this answer?
Which of the following is used to create H bridge?
a)
switches
b)
led
c)
capacitor
d)
inductor
|
|
Maitri Bose answered |
Explanation: The H bridge can be created by using several switches. This allows a DC motor to be switched on and reversed in the direction and the switching of DC motor can be done by using two outputs and four FETs.
Which of the following is used to calculate an offset to base address?- a)single address mode
- b)dual address mode
- c)1D model
- d)2D model
Correct answer is option 'D'. Can you explain this answer?
Which of the following is used to calculate an offset to base address?
a)
single address mode
b)
dual address mode
c)
1D model
d)
2D model
|
Suyash Chauhan answered |
Explanation: An address stride is specified which can be used for calculating the offset to the base address at the terminal of count. This address stride is used in the 2D model of the DMA controller.
Which of the following are the exceptions associated with the asynchronous imprecise?- a)decrementer interrupt
- b)machine check
- c)instruction dependent
- d)external interrupt
Correct answer is option 'B'. Can you explain this answer?
Which of the following are the exceptions associated with the asynchronous imprecise?
a)
decrementer interrupt
b)
machine check
c)
instruction dependent
d)
external interrupt
|
|
Harshitha Sarkar answered |
Explanation: The machine check and the system reset are two types of exceptions which are associated with the asynchronous imprecise.
Which allows the full duplex synchronous communication between the master and the slave?- a)SPI
- b)serial port
- c)I2C
- d)parallel port
Correct answer is option 'A'. Can you explain this answer?
Which allows the full duplex synchronous communication between the master and the slave?
a)
SPI
b)
serial port
c)
I2C
d)
parallel port
|
Rajveer Sharma answered |
Explanation: The serial peripheral interface allows the full duplex synchronous communication between the master and the slave devices. MC68HC05 developed by Motorola uses SPI for interfacing the peripheral devices.
Which mode of the Intel 8253 timer can generate a square wave?- a)mode 1
- b)mode 2
- c)mode 3
- d)mode 4
Correct answer is option 'D'. Can you explain this answer?
Which mode of the Intel 8253 timer can generate a square wave?
a)
mode 1
b)
mode 2
c)
mode 3
d)
mode 4
|
Nabanita Basak answered |
Explanation: The mode 4 is the square wave generator. This mode is similar to the mode 3 except that the waveform is a square wave.
Which of the following determines the rate generation?- a)divide by N
- b)multiply by N
- c)addition by N
- d)subtraction by N
Correct answer is option 'A'. Can you explain this answer?
Which of the following determines the rate generation?
a)
divide by N
b)
multiply by N
c)
addition by N
d)
subtraction by N
|
Varun Sen answered |
Understanding Rate Generation
Rate generation is a crucial aspect in various computational and electronic systems. To grasp why the correct answer is option 'A', let's break it down.
What Determines Rate Generation?
- The concept of rate generation refers to how quickly data or signals are produced in a system.
- This can often be influenced by different mathematical operations performed on parameters.
Option Analysis
- a) Divide by N: This operation reduces the overall value, effectively increasing the rate of generation. For example, if you have a fixed quantity and you divide it, you create smaller units more quickly.
- b) Multiply by N: This operation increases the value, which can lead to a slower rate of generation as more significant quantities are produced at once.
- c) Addition by N: Adding a constant value generally focuses on incrementing the output rather than affecting the rate of generation in a meaningful way.
- d) Subtraction by N: Similar to addition, subtracting a constant may not significantly impact how quickly something is generated.
Conclusion
- Given the options, 'Divide by N' is the operation that effectively controls the rate of generation by allowing more units to be produced rapidly.
- In many contexts within computer science and engineering, managing rates through division can optimize performance, especially in signal processing or data transmission scenarios.
This understanding of how different operations impact rate generation is vital for designing efficient systems in computer science and engineering.
Rate generation is a crucial aspect in various computational and electronic systems. To grasp why the correct answer is option 'A', let's break it down.
What Determines Rate Generation?
- The concept of rate generation refers to how quickly data or signals are produced in a system.
- This can often be influenced by different mathematical operations performed on parameters.
Option Analysis
- a) Divide by N: This operation reduces the overall value, effectively increasing the rate of generation. For example, if you have a fixed quantity and you divide it, you create smaller units more quickly.
- b) Multiply by N: This operation increases the value, which can lead to a slower rate of generation as more significant quantities are produced at once.
- c) Addition by N: Adding a constant value generally focuses on incrementing the output rather than affecting the rate of generation in a meaningful way.
- d) Subtraction by N: Similar to addition, subtracting a constant may not significantly impact how quickly something is generated.
Conclusion
- Given the options, 'Divide by N' is the operation that effectively controls the rate of generation by allowing more units to be produced rapidly.
- In many contexts within computer science and engineering, managing rates through division can optimize performance, especially in signal processing or data transmission scenarios.
This understanding of how different operations impact rate generation is vital for designing efficient systems in computer science and engineering.
Which of the following can be used as a chip select?- a)multifunction I/O port
- b)parallel port
- c)DMA port
- d)memory port
Correct answer is option 'A'. Can you explain this answer?
Which of the following can be used as a chip select?
a)
multifunction I/O port
b)
parallel port
c)
DMA port
d)
memory port
|
|
Bibek Choudhary answered |
Explanation:
Chip Select:
- Chip select (CS) is a signal used to select a specific chip or device in a system that has multiple chips connected to the same bus.
- It is used to enable communication between the microcontroller and the selected chip while disabling communication with other chips.
Multifunction I/O Port as Chip Select:
- A multifunction I/O port can be used as a chip select because it can be configured to generate the chip select signal.
- By setting a specific pin of the I/O port as an output and toggling its state, it can act as a chip select signal to select a particular device.
Parallel Port, DMA Port, and Memory Port:
- While parallel ports, DMA ports, and memory ports can be used for data transfer and communication, they are not typically used directly as chip select signals.
- These ports are usually used for transferring data between devices rather than for selecting a specific device on the bus.
In conclusion, a multifunction I/O port can be used as a chip select by configuring a specific pin as an output and controlling its state to select a particular device. Other ports like parallel port, DMA port, and memory port are more commonly used for data transfer and communication rather than as chip select signals.
Chip Select:
- Chip select (CS) is a signal used to select a specific chip or device in a system that has multiple chips connected to the same bus.
- It is used to enable communication between the microcontroller and the selected chip while disabling communication with other chips.
Multifunction I/O Port as Chip Select:
- A multifunction I/O port can be used as a chip select because it can be configured to generate the chip select signal.
- By setting a specific pin of the I/O port as an output and toggling its state, it can act as a chip select signal to select a particular device.
Parallel Port, DMA Port, and Memory Port:
- While parallel ports, DMA ports, and memory ports can be used for data transfer and communication, they are not typically used directly as chip select signals.
- These ports are usually used for transferring data between devices rather than for selecting a specific device on the bus.
In conclusion, a multifunction I/O port can be used as a chip select by configuring a specific pin as an output and controlling its state to select a particular device. Other ports like parallel port, DMA port, and memory port are more commonly used for data transfer and communication rather than as chip select signals.
Which factor depends on the number of times of polling the port while executing the task?- a)data
- b)data transfer rate
- c)data size
- d)number of bits
Correct answer is option 'B'. Can you explain this answer?
Which factor depends on the number of times of polling the port while executing the task?
a)
data
b)
data transfer rate
c)
data size
d)
number of bits
|
|
Vaishnavi Kaur answered |
Explanation: The data transfer rate can determine the number of times the port is polled while executing the task.
Which part of the software performs tasks in response to the interrupts?- a)background
- b)foreground
- c)lateral ground
- d)both foreground and background
Correct answer is option 'B'. Can you explain this answer?
Which part of the software performs tasks in response to the interrupts?
a)
background
b)
foreground
c)
lateral ground
d)
both foreground and background
|
|
Jyoti Sengupta answered |
Explanation: In the foreground work, the tasks are performed in response to the interrupts but in the background work, the tasks are performed while waiting for an interrupt.
Which of the following can provide hardware handshaking?- a)RS232
- b)Parallel port
- c)Counter
- d)Timer
Correct answer is option 'A'. Can you explain this answer?
Which of the following can provide hardware handshaking?
a)
RS232
b)
Parallel port
c)
Counter
d)
Timer
|
|
Nilesh Mukherjee answered |
Explanation: In RS232, several lines are used for transmitting and receiving data and these also provide a control for the hardware handshaking.
Which of the following are used to link PCs?- a)modem cable
- b)null modem cable
- c)serial port
- d)parallel port
Correct answer is option 'B'. Can you explain this answer?
Which of the following are used to link PCs?
a)
modem cable
b)
null modem cable
c)
serial port
d)
parallel port
|
|
Siddharth Pillai answered |
Explanation: The modem cables are used to link PC with other peripherals like printers, plotters, modems etc. But it cannot link with other PCs. So an alternative method is adopted to link PCs which is called null modem cable.
Which of the following are the pin efficient method of communicating between other devices?- a)serial port
- b)parallel port
- c)peripheral port
- d)memory port
Correct answer is option 'A'. Can you explain this answer?
Which of the following are the pin efficient method of communicating between other devices?
a)
serial port
b)
parallel port
c)
peripheral port
d)
memory port
|
|
Rajveer Sharma answered |
Explanation: The serial ports are considered to be the pin efficient method of communication between other devices within an embedded system.
How is data detected in a UART?- a)counter
- b)timer
- c)clock
- d)first bit
Correct answer is option 'C'. Can you explain this answer?
How is data detected in a UART?
a)
counter
b)
timer
c)
clock
d)
first bit
|
|
Kunal Chaudhary answered |
Explanation: The data can be detected by the local clock reference which is generated from the baud rate generator.
Which of the following is not a serial protocol?- a)SPI
- b)I2C
- c)Serial port
- d)RS232
Correct answer is option 'D'. Can you explain this answer?
Which of the following is not a serial protocol?
a)
SPI
b)
I2C
c)
Serial port
d)
RS232
|
Tanvi Datta answered |
Explanation: The RS232 is a physical interface. It does not follow the serial protocol.
What does UART stand for?- a)universal asynchronous receiver transmitter
- b)unique asynchronous receiver transmitter
- c)universal address receiver transmitter
- d)unique address receiver transmitter
Correct answer is option 'A'. Can you explain this answer?
What does UART stand for?
a)
universal asynchronous receiver transmitter
b)
unique asynchronous receiver transmitter
c)
universal address receiver transmitter
d)
unique address receiver transmitter
|
Sagarika Patel answered |
A universal asynchronous receiver-transmitter (UART)is a computer hardware device for asynchronous serial communication in which the data format and transmission speeds are configurable.
. Which of the following have low-level buffer filling?- a)output
- b)peripheral
- c)DMA controller
- d)input
Correct answer is option 'C'. Can you explain this answer?
. Which of the following have low-level buffer filling?
a)
output
b)
peripheral
c)
DMA controller
d)
input
|
|
Tushar Unni answered |
Explanation: The DMA controller can initiate and control the bus access between I/O devices and memory, and also between two different memory areas. Therefore, the DMA controller can act as a hardware implementation of low-level buffer filling or emptying the interrupt.
. Which can determine the timeout value?- a)polling
- b)timer
- c)combined format
- d)watchdog timer
Correct answer is option 'A'. Can you explain this answer?
. Which can determine the timeout value?
a)
polling
b)
timer
c)
combined format
d)
watchdog timer
|
Maulik Iyer answered |
Explanation: The polling can be used along with the counter to determine the timeout value.
Which allows the switching of DC motor by using two outputs and four FETs?- a)transistor
- b)H bridge
- c)darlington pair
- d)buffer pack
Correct answer is option 'B'. Can you explain this answer?
Which allows the switching of DC motor by using two outputs and four FETs?
a)
transistor
b)
H bridge
c)
darlington pair
d)
buffer pack
|
|
Gargi Sarkar answered |
Explanation: The H bridge can be created by using several switches which allows a DC motor to be switched on and reversed in the direction. The switching can be done by using two outputs and four FETs.
Which of the following have a 16-bit digital dynamic range?- a)PCM
- b)DPCM
- c)linear codec
- d)logarithmic codec
Correct answer is option 'B'. Can you explain this answer?
Which of the following have a 16-bit digital dynamic range?
a)
PCM
b)
DPCM
c)
linear codec
d)
logarithmic codec
|
|
Kajal Sharma answered |
16-bit digital dynamic range in DPCM:
Understanding the concept:
- Dynamic range refers to the range of signal amplitudes that a system can handle.
- In digital systems, dynamic range is measured in bits, where higher bits represent a wider dynamic range.
Differential Pulse Code Modulation (DPCM):
- DPCM is a technique used in digital signal processing for efficiently compressing and transmitting digital audio signals.
- It quantizes the difference between the current sample and a prediction of that sample.
16-bit digital dynamic range in DPCM:
- In DPCM, the dynamic range is determined by the number of bits used for quantization.
- A 16-bit DPCM system has a dynamic range of 96 dB, which is quite wide and allows for capturing subtle variations in audio signals.
Conclusion:
- Among the options provided, DPCM is the technique that can achieve a 16-bit digital dynamic range, making it suitable for high-fidelity audio applications where capturing a broad range of amplitudes is crucial.
Understanding the concept:
- Dynamic range refers to the range of signal amplitudes that a system can handle.
- In digital systems, dynamic range is measured in bits, where higher bits represent a wider dynamic range.
Differential Pulse Code Modulation (DPCM):
- DPCM is a technique used in digital signal processing for efficiently compressing and transmitting digital audio signals.
- It quantizes the difference between the current sample and a prediction of that sample.
16-bit digital dynamic range in DPCM:
- In DPCM, the dynamic range is determined by the number of bits used for quantization.
- A 16-bit DPCM system has a dynamic range of 96 dB, which is quite wide and allows for capturing subtle variations in audio signals.
Conclusion:
- Among the options provided, DPCM is the technique that can achieve a 16-bit digital dynamic range, making it suitable for high-fidelity audio applications where capturing a broad range of amplitudes is crucial.
How is the internal registers and memories are reset?- a)system reset
- b)memory reset
- c)peripheral reset
- d)software reset
Correct answer is option 'A'. Can you explain this answer?
How is the internal registers and memories are reset?
a)
system reset
b)
memory reset
c)
peripheral reset
d)
software reset
|
|
Krithika Kaur answered |
Explanation: By doing the system reset, all the current processing are stopped and the internal registers and the memories are reset.
Which of the following can improve the quality and the structure of a code?- a)polling
- b)subroutine
- c)sequential code
- d)concurrent code
Correct answer is option 'B'. Can you explain this answer?
Which of the following can improve the quality and the structure of a code?
a)
polling
b)
subroutine
c)
sequential code
d)
concurrent code
|
|
Maulik Iyer answered |
Subroutine
Subroutines are reusable sections of code that can be called multiple times within a program. They help improve the quality and structure of a code in the following ways:
Modularity:
- Subroutines promote code modularity by breaking down a program into smaller, manageable parts. This makes the code easier to understand, debug, and maintain.
Reusability:
- Subroutines can be called multiple times from different parts of the program, promoting code reuse and reducing redundancy. This can help in improving the overall quality of the code.
Readability:
- By dividing a program into smaller subroutines, the overall readability of the code improves. Each subroutine can be focused on a specific task, making it easier for programmers to understand the logic of the program.
Maintainability:
- Subroutines make it easier to update and maintain a program. If a change is required in a specific task, programmers only need to update the corresponding subroutine instead of modifying the entire program.
Encapsulation:
- Subroutines encapsulate specific functionality, allowing programmers to hide the implementation details and focus on the higher-level logic of the program. This improves code organization and structure.
Overall, using subroutines in a program can greatly enhance its quality and structure by promoting modularity, reusability, readability, maintainability, and encapsulation.
Subroutines are reusable sections of code that can be called multiple times within a program. They help improve the quality and structure of a code in the following ways:
Modularity:
- Subroutines promote code modularity by breaking down a program into smaller, manageable parts. This makes the code easier to understand, debug, and maintain.
Reusability:
- Subroutines can be called multiple times from different parts of the program, promoting code reuse and reducing redundancy. This can help in improving the overall quality of the code.
Readability:
- By dividing a program into smaller subroutines, the overall readability of the code improves. Each subroutine can be focused on a specific task, making it easier for programmers to understand the logic of the program.
Maintainability:
- Subroutines make it easier to update and maintain a program. If a change is required in a specific task, programmers only need to update the corresponding subroutine instead of modifying the entire program.
Encapsulation:
- Subroutines encapsulate specific functionality, allowing programmers to hide the implementation details and focus on the higher-level logic of the program. This improves code organization and structure.
Overall, using subroutines in a program can greatly enhance its quality and structure by promoting modularity, reusability, readability, maintainability, and encapsulation.
Which of the following is a real time clock?- a)MC146818
- b)8253
- c)8259
- d)8254
Correct answer is option 'A'. Can you explain this answer?
Which of the following is a real time clock?
a)
MC146818
b)
8253
c)
8259
d)
8254
|
Rajveer Chatterjee answered |
Real-Time Clock (RTC)
A real-time clock (RTC) is an electronic device that keeps track of the current time and date. It is commonly used in computers and other electronic systems to maintain accurate time even when the system is powered off or restarted. The RTC typically operates on its own power source, such as a battery, which allows it to keep track of time independently of the system's main power supply.
Options:
a) MC146818
b) 8253
c) 8259
d) 8254
Explanation:
Among the given options, the MC146818 is the real-time clock (RTC) chip. Let's take a closer look at each option to understand why the MC146818 is the correct answer.
1) MC146818:
The MC146818 is a popular real-time clock (RTC) chip. It is commonly used in older computer systems, such as those based on the Intel 8088 or 80286 processors. The MC146818 features a battery backup to maintain accurate time even when the system is powered off. It communicates with the system through an I/O port and provides functions such as reading and setting the current time and date.
2) 8253:
The 8253 is a programmable interval timer chip. It is not a real-time clock and is primarily used for generating accurate time intervals or timing signals. The 8253 can be programmed to operate in various modes, such as square wave generation or event counting, but it does not provide real-time clock functionality.
3) 8259:
The 8259 is an interrupt controller chip. It is responsible for managing and prioritizing interrupts in a computer system. While the 8259 is an important component for interrupt handling, it does not have any real-time clock functionality.
4) 8254:
The 8254 is a programmable interval timer chip similar to the 8253. It is used for generating accurate time intervals or timing signals but does not provide real-time clock functionality.
Therefore, the correct answer is option 'A' - MC146818, which is a real-time clock (RTC) chip commonly used in older computer systems.
A real-time clock (RTC) is an electronic device that keeps track of the current time and date. It is commonly used in computers and other electronic systems to maintain accurate time even when the system is powered off or restarted. The RTC typically operates on its own power source, such as a battery, which allows it to keep track of time independently of the system's main power supply.
Options:
a) MC146818
b) 8253
c) 8259
d) 8254
Explanation:
Among the given options, the MC146818 is the real-time clock (RTC) chip. Let's take a closer look at each option to understand why the MC146818 is the correct answer.
1) MC146818:
The MC146818 is a popular real-time clock (RTC) chip. It is commonly used in older computer systems, such as those based on the Intel 8088 or 80286 processors. The MC146818 features a battery backup to maintain accurate time even when the system is powered off. It communicates with the system through an I/O port and provides functions such as reading and setting the current time and date.
2) 8253:
The 8253 is a programmable interval timer chip. It is not a real-time clock and is primarily used for generating accurate time intervals or timing signals. The 8253 can be programmed to operate in various modes, such as square wave generation or event counting, but it does not provide real-time clock functionality.
3) 8259:
The 8259 is an interrupt controller chip. It is responsible for managing and prioritizing interrupts in a computer system. While the 8259 is an important component for interrupt handling, it does not have any real-time clock functionality.
4) 8254:
The 8254 is a programmable interval timer chip similar to the 8253. It is used for generating accurate time intervals or timing signals but does not provide real-time clock functionality.
Therefore, the correct answer is option 'A' - MC146818, which is a real-time clock (RTC) chip commonly used in older computer systems.
Which of the following is the most known simple interface?- a)I2C
- b)Serial port
- c)Parallel port
- d)SPI
Correct answer is option 'A'. Can you explain this answer?
Which of the following is the most known simple interface?
a)
I2C
b)
Serial port
c)
Parallel port
d)
SPI
|
|
Kavya Mukherjee answered |
Understanding I2C as a Simple Interface
The I2C (Inter-Integrated Circuit) protocol is widely recognized for its simplicity and effectiveness in facilitating communication between multiple devices on a single bus. Here’s why I2C is considered the most known simple interface:
1. Multi-Master and Multi-Slave Architecture
- I2C supports multiple masters and multiple slaves, allowing several devices to communicate without complex wiring setups.
2. Two-Wire Communication
- The protocol operates using just two wires: SDA (Serial Data Line) and SCL (Serial Clock Line), which simplifies connections compared to other interfaces.
3. Addressing Mechanism
- Each device on the I2C bus has a unique address, which simplifies the process of initiating communication with specific devices.
4. Standard Protocol
- I2C is a standardized protocol, making it widely adopted in various applications, including sensors, EEPROMs, and microcontrollers.
5. Speed and Versatility
- It supports different speed modes (typically 100 kbps and 400 kbps), providing flexibility for different application requirements.
6. Simple Implementation
- The simplicity of the hardware and software implementation makes it accessible for beginners and professionals alike.
7. Extensive Use in Embedded Systems
- I2C is prevalent in embedded systems, robotics, and consumer electronics, contributing to its recognition and popularity.
In summary, the I2C interface stands out due to its simplicity, versatility, and widespread usage, making it the most known simple interface among the options provided.
The I2C (Inter-Integrated Circuit) protocol is widely recognized for its simplicity and effectiveness in facilitating communication between multiple devices on a single bus. Here’s why I2C is considered the most known simple interface:
1. Multi-Master and Multi-Slave Architecture
- I2C supports multiple masters and multiple slaves, allowing several devices to communicate without complex wiring setups.
2. Two-Wire Communication
- The protocol operates using just two wires: SDA (Serial Data Line) and SCL (Serial Clock Line), which simplifies connections compared to other interfaces.
3. Addressing Mechanism
- Each device on the I2C bus has a unique address, which simplifies the process of initiating communication with specific devices.
4. Standard Protocol
- I2C is a standardized protocol, making it widely adopted in various applications, including sensors, EEPROMs, and microcontrollers.
5. Speed and Versatility
- It supports different speed modes (typically 100 kbps and 400 kbps), providing flexibility for different application requirements.
6. Simple Implementation
- The simplicity of the hardware and software implementation makes it accessible for beginners and professionals alike.
7. Extensive Use in Embedded Systems
- I2C is prevalent in embedded systems, robotics, and consumer electronics, contributing to its recognition and popularity.
In summary, the I2C interface stands out due to its simplicity, versatility, and widespread usage, making it the most known simple interface among the options provided.
Which interrupts generate fast interrupt exception?- a)internal interrupt
- b)external interrupt
- c)software interrupt
- d)hardware interrupt
Correct answer is option 'B'. Can you explain this answer?
Which interrupts generate fast interrupt exception?
a)
internal interrupt
b)
external interrupt
c)
software interrupt
d)
hardware interrupt
|
|
Shruti Basak answered |
Explanation: The external interrupts generates the fast interrupt routine exception in which the external interrupt is synchronised with the processor clock.
Which interrupts are generated by the on-chip peripherals?- a)internal
- b)external
- c)software
- d)hardware
Correct answer is option 'A'. Can you explain this answer?
Which interrupts are generated by the on-chip peripherals?
a)
internal
b)
external
c)
software
d)
hardware
|
|
Dishani Basu answered |
Explanation: The internal interrupts are generated by the serial and parallel ports which are on-chip peripherals.
. Which devices have high drive capability?- a)transistor
- b)fet
- c)buffer pack
- d)darlington amplifier
Correct answer is option 'C'. Can you explain this answer?
. Which devices have high drive capability?
a)
transistor
b)
fet
c)
buffer pack
d)
darlington amplifier
|
Divya Kaur answered |
Explanation: The buffer pack is used to avoid the voltage mismatches which possesses a high drive capacity and it can also provide high drive currents than the normal logic outputs.
Which of the following are handshake signal?- a)START
- b)STOP
- c)ACKNOWLEDGE
- d)START and STOP
Correct answer is option 'C'. Can you explain this answer?
Which of the following are handshake signal?
a)
START
b)
STOP
c)
ACKNOWLEDGE
d)
START and STOP
|
|
Rishika Pillai answered |
Explanation: The START signal and ACKNOWLEDGE signals are almost similar but there exhibits a small change. The START signal is initiated by the master only but the ACKNOWLEDGE signal is a handshake between both the master and slave.
Which priority encoder is used in MC68000?- a)4-to-2 priority encoder
- b)LS148 7-to-3
- c)2-to-4 priority encoder
- d)LS148 3-to-7
Correct answer is option 'B'. Can you explain this answer?
Which priority encoder is used in MC68000?
a)
4-to-2 priority encoder
b)
LS148 7-to-3
c)
2-to-4 priority encoder
d)
LS148 3-to-7
|
Navya Iyer answered |
Explanation: The LS148 7-to-3 priority encoder is used in MC68000. This converts the seven external pins into a three-bit binary code.
In which of the following method does the code is written in a straight sequence?- a)method 1
- b)timing method
- c)sequence method
- d)spaghetti method
Correct answer is option 'D'. Can you explain this answer?
In which of the following method does the code is written in a straight sequence?
a)
method 1
b)
timing method
c)
sequence method
d)
spaghetti method
|
|
Jyoti Sengupta answered |
Explanation: In the spaghetti method, the code is written in a straight sequence in which the analysis software goes and polls the port to see if there is data.
Which are the serial ports of the IBM PC?- a)COM1
- b)COM4 and COM1
- c)COM1 and COM2
- d)COM3
Correct answer is option 'C'. Can you explain this answer?
Which are the serial ports of the IBM PC?
a)
COM1
b)
COM4 and COM1
c)
COM1 and COM2
d)
COM3
|
Rishabh Pillai answered |
Serial Ports of the IBM PC:
By considering the above points, we can conclude that the correct answer is option 'C' - COM1 and COM2. These are the serial ports available on the IBM PC.
COM1:
COM1 is the first serial port on the IBM PC. It is also known as Serial Port A. COM1 is typically used for connecting external devices such as modems, serial mice, and printers.
COM2:
COM2 is the second serial port on the IBM PC. It is also known as Serial Port B. COM2 is another port commonly used for connecting external devices requiring a serial connection.
By considering the above points, we can conclude that the correct answer is option 'C' - COM1 and COM2. These are the serial ports available on the IBM PC.
Which registers are used to determine the completion status?- a)MSR
- b)flag register
- c)DSISR
- d)index register
Correct answer is option 'C'. Can you explain this answer?
Which registers are used to determine the completion status?
a)
MSR
b)
flag register
c)
DSISR
d)
index register
|
|
Garima Bose answered |
Explanation: The completion status can be determined by the information bits in the DSISR and FPSCR registers.
Chapter doubts & questions for Embedded Systems I/O - Embedded Systems (Web) 2025 is part of Computer Science Engineering (CSE) exam preparation. The chapters have been prepared according to the Computer Science Engineering (CSE) exam syllabus. The Chapter doubts & questions, notes, tests & MCQs are made for Computer Science Engineering (CSE) 2025 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests here.
Chapter doubts & questions of Embedded Systems I/O - Embedded Systems (Web) in English & Hindi are available as part of Computer Science Engineering (CSE) exam.
Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.
Embedded Systems (Web)
47 videos|69 docs|65 tests
|
Signup to see your scores go up within 7 days!
Study with 1000+ FREE Docs, Videos & Tests
10M+ students study on EduRev
|
© EduRev
|
Education Revolution
|
|
Signup to see your scores
go up within 7 days!
Access 1000+ FREE Docs, Videos and Tests
Takes less than 10 seconds to signup