All Exams >
Computer Science Engineering (CSE) >
Computer Architecture & Organisation (CAO) >
All Questions
All questions of Basics of Computer Design for Computer Science Engineering (CSE) Exam
The decoded instruction is stored in ______- a)IR
- b)PC
- c)Registers
- d)MDR
Correct answer is option 'A'. Can you explain this answer?
The decoded instruction is stored in ______
a)
IR
b)
PC
c)
Registers
d)
MDR
|
Rajeev Menon answered |
The instruction after obtained from the PC, is decoded and operands are fetched and stored in the IR.
The ______ format is usually used to store data.- a)BCD
- b)Decimal
- c)Hecadecimal
- d)Octal
Correct answer is option 'A'. Can you explain this answer?
The ______ format is usually used to store data.
a)
BCD
b)
Decimal
c)
Hecadecimal
d)
Octal
|
Anirban Khanna answered |
Explanation: The data usually used by computers have to be stored and represented in a particular format for ease of use. Explanation: The data to be stored in the computers have to be encoded in a particular way so as to provide secure processing of the data.
ISP stands for _________- a)Instruction Set Processor
- b)Information Standard Processing
- c)Interchange Standard Protocol
- d)Interrupt Service Procedure
Correct answer is option 'A'. Can you explain this answer?
ISP stands for _________
a)
Instruction Set Processor
b)
Information Standard Processing
c)
Interchange Standard Protocol
d)
Interrupt Service Procedure
|
Avinash Mehta answered |
ISP stands for inter service provider.
Its an organisation or company which provides internet services to the customers.
Mains ISP’s in India are Airtel,Vodafone,Relaince Jio etc.
MFC stands for ___________- a)Memory Format Caches
- b)Memory Function Complete
- c)Memory Find Command
- d)Mass Format Command
Correct answer is option 'B'. Can you explain this answer?
MFC stands for ___________
a)
Memory Format Caches
b)
Memory Function Complete
c)
Memory Find Command
d)
Mass Format Command
|
Aditya Deshmukh answered |
Memory function complete or MFC is just a signal that tells the cpu that the current operation involving the memory is complete and by that definition it is obvious that MFC signal will be generated in case of write operation also as in the case of read operation.
The control unit controls other units by generating ____- a)Control signals
- b)Timing signals
- c)Transfer signals
- d)Command Signals
Correct answer is option 'B'. Can you explain this answer?
The control unit controls other units by generating ____
a)
Control signals
b)
Timing signals
c)
Transfer signals
d)
Command Signals
|
Bijoy Kapoor answered |
- The control unit (CU) is a component of a computer's central processing unit (CPU) that directs the operation of the processor.
- It tells the computer's memory, arithmetic/logic unit and input and output devices how to respond to the instructions that have been sent to the processor.
Hence, the correct answer is Option B
To get more insights about the topic "Computer Organization and Architecture" go through the link:
A source program is usually in _______- a)Assembly language
- b)Machine level language
- c)High-level language
- d)Natural language
Correct answer is option 'C'. Can you explain this answer?
A source program is usually in _______
a)
Assembly language
b)
Machine level language
c)
High-level language
d)
Natural language
|
|
Bijoy Kapoor answered |
The program written and before being compiled or assembled is called as a source program.
During the execution of a program which gets initialized first ?
- a)MDR
- b)IR
- c)PC
- d)MAR
Correct answer is option 'C'. Can you explain this answer?
During the execution of a program which gets initialized first ?
a)
MDR
b)
IR
c)
PC
d)
MAR
|
Nilesh Mukherjee answered |
3. PC (Program Counter)
Explanation:
During the execution of a program, the Program Counter (PC) is initialized first. The PC holds the address of the next instruction to be executed, so it must be initialized before the program starts executing. The processor fetches the instruction from memory based on the address stored in the PC.
Once the instruction is fetched, other components like the Memory Address Register (MAR), Memory Data Register (MDR), and Instruction Register (IR) are used in subsequent steps of instruction execution. But the PC is the first to be initialized to point to the starting instruction of the program.
Which of the register/s of the processor is/are connected to Memory Bus ?- a)PC
- b)MAR
- c)IR
- d)Both PC and MAR
Correct answer is option 'B'. Can you explain this answer?
Which of the register/s of the processor is/are connected to Memory Bus ?
a)
PC
b)
MAR
c)
IR
d)
Both PC and MAR
|
|
Shubham Chaudhary answered |
Answer: b
Explanation: MAR is connected to the memory BUS in order to access the memory
Explanation: MAR is connected to the memory BUS in order to access the memory
______ bus structure is usually used to connect I/O devices.- a)Single bus
- b)Multiple bus
- c)Star bus
- d)Rambus
Correct answer is option 'A'. Can you explain this answer?
______ bus structure is usually used to connect I/O devices.
a)
Single bus
b)
Multiple bus
c)
Star bus
d)
Rambus
|
Rounak Chavan answered |
Answer: a
Explanation: BUS is a bunch of wires which carry address,control signals and data. It is used to connect various components of the computer.
Explanation: BUS is a bunch of wires which carry address,control signals and data. It is used to connect various components of the computer.
_______ is used to store data in registers.- a)D flip flop
- b)JK flip flop
- c)RS flip flop
- d)None of the mentioned
Correct answer is option 'A'. Can you explain this answer?
_______ is used to store data in registers.
a)
D flip flop
b)
JK flip flop
c)
RS flip flop
d)
None of the mentioned
|
Varun Khanna answered |
Register and its types
A register is a device that stores data in a digital system. It is a collection of flip-flops that store binary information. There are several types of registers:
1. Shift Register: It is a type of register that is used to shift data in and out of the register one bit at a time.
2. Parallel Register: It is a type of register that is used to store data in parallel form.
3. Serial-in-Serial-out (SISO) Register: It is a type of register that is used to store data in serial form.
4. Serial-in-Parallel-out (SIPO) Register: It is a type of register that is used to store data in parallel form after receiving it in serial form.
5. Parallel-in-Serial-out (PISO) Register: It is a type of register that is used to store data in serial form after receiving it in parallel form.
D Flip-flop
A D flip-flop is a type of flip-flop that stores a single bit of data. It has two inputs, one is the data input (D) and the other is the clock input (CLK). When the clock input is high, the data input is transferred to the output. When the clock input is low, the output remains unchanged.
Uses of D Flip-flop
D flip-flops are widely used in digital systems for various purposes. Some of the common uses of D flip-flops are:
1. To store data in registers: D flip-flops are used to store data in registers.
2. To build counters: D flip-flops are used to build counters that count the number of clock pulses.
3. To build shift registers: D flip-flops are used to build shift registers that shift data in and out of the register.
4. To synchronize data: D flip-flops are used to synchronize data in digital systems.
Conclusion
In conclusion, D flip-flops are used to store data in registers. They are widely used in digital systems for various purposes like building counters, shift registers, and synchronizing data.
A register is a device that stores data in a digital system. It is a collection of flip-flops that store binary information. There are several types of registers:
1. Shift Register: It is a type of register that is used to shift data in and out of the register one bit at a time.
2. Parallel Register: It is a type of register that is used to store data in parallel form.
3. Serial-in-Serial-out (SISO) Register: It is a type of register that is used to store data in serial form.
4. Serial-in-Parallel-out (SIPO) Register: It is a type of register that is used to store data in parallel form after receiving it in serial form.
5. Parallel-in-Serial-out (PISO) Register: It is a type of register that is used to store data in serial form after receiving it in parallel form.
D Flip-flop
A D flip-flop is a type of flip-flop that stores a single bit of data. It has two inputs, one is the data input (D) and the other is the clock input (CLK). When the clock input is high, the data input is transferred to the output. When the clock input is low, the output remains unchanged.
Uses of D Flip-flop
D flip-flops are widely used in digital systems for various purposes. Some of the common uses of D flip-flops are:
1. To store data in registers: D flip-flops are used to store data in registers.
2. To build counters: D flip-flops are used to build counters that count the number of clock pulses.
3. To build shift registers: D flip-flops are used to build shift registers that shift data in and out of the register.
4. To synchronize data: D flip-flops are used to synchronize data in digital systems.
Conclusion
In conclusion, D flip-flops are used to store data in registers. They are widely used in digital systems for various purposes like building counters, shift registers, and synchronizing data.
The main virtue for using single Bus structure is ____________- a)Fast data transfers
- b)Cost effective connectivity and speed
- c)Cost effective connectivity and ease of attaching peripheral devices
- d)None of the mentioned
Correct answer is option 'C'. Can you explain this answer?
The main virtue for using single Bus structure is ____________
a)
Fast data transfers
b)
Cost effective connectivity and speed
c)
Cost effective connectivity and ease of attaching peripheral devices
d)
None of the mentioned
|
Sagarika Patel answered |
By using single BUS structure we can minimize the amount hardware (wire) required and thereby reducing the cost.
As of 2000, the reference system to find the SPEC rating are built with _____ Processor.- a)Intel Atom SParc 300Mhz
- b)Ultra SPARC -IIi 300MHZ
- c)Amd Neutrino series
- d)ASUS A series 450 Mhz
Correct answer is option 'B'. Can you explain this answer?
As of 2000, the reference system to find the SPEC rating are built with _____ Processor.
a)
Intel Atom SParc 300Mhz
b)
Ultra SPARC -IIi 300MHZ
c)
Amd Neutrino series
d)
ASUS A series 450 Mhz
|
|
Yash Verma answered |
Explanation:
SPEC (Standard Performance Evaluation Corporation) rating is a benchmarking system used to measure the performance of computer systems. The reference system used to find the SPEC rating as of 2000 was built with the Ultra SPARC-IIi 300MHz processor.
Ultra SPARC-IIi 300MHz Processor:
The Ultra SPARC-IIi is a microprocessor designed by Sun Microsystems. It was released in 1999 and was used in Sun's workstations and servers. It is a 64-bit processor with a clock speed of 300 MHz. It has a superscalar architecture with out-of-order execution and multiple instruction pipelines.
Other options:
a) Intel Atom: Intel Atom is a line of low-power, low-cost microprocessors designed for netbooks, tablets, and other mobile devices. It was first introduced in 2008, which is after the reference system used to find the SPEC rating.
c) AMD Neutrino series: There is no such thing as the AMD Neutrino series. It is a made-up name.
d) ASUS A series: ASUS A series is a line of laptops produced by ASUS. It does not refer to a specific processor. Also, the reference system used to find the SPEC rating is not built with a laptop processor.
In conclusion, the correct answer is option 'B' Ultra SPARC-IIi 300MHz processor.
SPEC (Standard Performance Evaluation Corporation) rating is a benchmarking system used to measure the performance of computer systems. The reference system used to find the SPEC rating as of 2000 was built with the Ultra SPARC-IIi 300MHz processor.
Ultra SPARC-IIi 300MHz Processor:
The Ultra SPARC-IIi is a microprocessor designed by Sun Microsystems. It was released in 1999 and was used in Sun's workstations and servers. It is a 64-bit processor with a clock speed of 300 MHz. It has a superscalar architecture with out-of-order execution and multiple instruction pipelines.
Other options:
a) Intel Atom: Intel Atom is a line of low-power, low-cost microprocessors designed for netbooks, tablets, and other mobile devices. It was first introduced in 2008, which is after the reference system used to find the SPEC rating.
c) AMD Neutrino series: There is no such thing as the AMD Neutrino series. It is a made-up name.
d) ASUS A series: ASUS A series is a line of laptops produced by ASUS. It does not refer to a specific processor. Also, the reference system used to find the SPEC rating is not built with a laptop processor.
In conclusion, the correct answer is option 'B' Ultra SPARC-IIi 300MHz processor.
To extend the connectivity of the processor bus we use ________- a)PCI bus
- b)SCSI bus
- c)Controllers
- d)Multiple bus
Correct answer is option 'A'. Can you explain this answer?
To extend the connectivity of the processor bus we use ________
a)
PCI bus
b)
SCSI bus
c)
Controllers
d)
Multiple bus
|
Nitin Datta answered |
Answer: a
Explanation: PCI BUS is used to connect other peripheral devices which require a direct connection with the processor.
Explanation: PCI BUS is used to connect other peripheral devices which require a direct connection with the processor.
IBM developed a bus standard for their line of computers ‘PC AT’ called _____- a)IB bus
- b)M-bus
- c)ISA
- d)None of the mentioned
Correct answer is option 'C'. Can you explain this answer?
IBM developed a bus standard for their line of computers ‘PC AT’ called _____
a)
IB bus
b)
M-bus
c)
ISA
d)
None of the mentioned
|
Arshiya Mehta answered |
IBM developed a bus standard for their line of computers 'PC AT' called the ISA bus.
The ISA (Industry Standard Architecture) bus is a bus standard developed by IBM for their line of computers called 'PC AT'. It was designed to be a standardized interface for connecting hardware peripherals to the computer, such as keyboards, mice, printers, and other devices.
The ISA bus was widely used in IBM PC AT computers and compatible computers from other manufacturers, and it was one of the first bus standards to be used in personal computers. It was later replaced by faster and more capable bus standards, such as PCI and PCIe.
Therefore, the correct answer is option C, as IBM developed the ISA bus for their line of computers 'PC AT'.
The instruction -> Add LOCA, R0 does _______
- a)Adds the value of LOCA to R0 and stores in the temp register
- b)Adds the value of R0 to the address of LOCA
- c)Adds the values of both LOCA and R0 and stores it in R0
- d)Adds the value of LOCA with a value in accumulator and stores it in R0
Correct answer is option 'C'. Can you explain this answer?
The instruction -> Add LOCA, R0 does _______
a)
Adds the value of LOCA to R0 and stores in the temp register
b)
Adds the value of R0 to the address of LOCA
c)
Adds the values of both LOCA and R0 and stores it in R0
d)
Adds the value of LOCA with a value in accumulator and stores it in R0
|
Baishali Bajaj answered |
1. Understanding the Components:
- LOCA: This is a label or memory address that holds a value. In assembly language, labels like LOCA are used to refer to specific locations in memory.
- R0: This is a register, which is a small, fast storage location within the CPU.
2. Operation of ADD LOCA, R0:
- Fetch the Value: The instruction fetches the value stored at the memory address specified by LOCA.
- Add the Values: It then adds this value to the current value stored in the register R0.
- Store the Result: The result of the addition is stored back into register R0.
3. Detailed Explanation:
- Before the Instruction: Suppose the value at LOCA is 5 and the value in R0 is 10.
- During Execution: The instruction adds the value at LOCA (5) to the value in R0 (10).
- After Execution: The new value of R0 will be 15, which is the sum of 5 and 10.
Summary
The instruction ADD LOCA, R0 results in the value at LOCA being added to the value in R0, and then the result is stored back into R0. This means R0 will contain the sum of its original value and the value from LOCA after the instruction executes.
This is why the correct answer is:
3. Adds the values of both LOCA and R0 and stores it in R0
The ALU makes use of _______ to store the intermediate results.- a)Accumulators
- b)Registers
- c)Heap
- d)Stack
Correct answer is option 'A'. Can you explain this answer?
The ALU makes use of _______ to store the intermediate results.
a)
Accumulators
b)
Registers
c)
Heap
d)
Stack
|
Vaishnavi Kaur answered |
Answer: a
Explanation: The ALU is the computational center of the CPU. It performs all the mathematical and logical operations. In order to perform better it uses some internal memory spaces to store immediate results.
Explanation: The ALU is the computational center of the CPU. It performs all the mathematical and logical operations. In order to perform better it uses some internal memory spaces to store immediate results.
SPEC stands for _______- a)Standard Performance Evaluation Code
- b)System Processing Enhancing Code
- c)System Performance Evaluation Corporation
- d)Standard Processing Enhancement Corporation
Correct answer is option 'C'. Can you explain this answer?
SPEC stands for _______
a)
Standard Performance Evaluation Code
b)
System Processing Enhancing Code
c)
System Performance Evaluation Corporation
d)
Standard Processing Enhancement Corporation
|
Samarth Ghosh answered |
Answer: c
Explanation: SPEC is a corporation started to standardize the evaluation method of a systems performance.
Explanation: SPEC is a corporation started to standardize the evaluation method of a systems performance.
For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution ?- a)ISA
- b)ANSA
- c)Super-scalar
- d)All of the mentioned
Correct answer is option 'C'. Can you explain this answer?
For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution ?
a)
ISA
b)
ANSA
c)
Super-scalar
d)
All of the mentioned
|
Krish Datta answered |
Answer: c
Explanation: In super-scalar architecture, the instructions are set in groups and they’re decoded and executed together reducing the amount of time required to process them.
Explanation: In super-scalar architecture, the instructions are set in groups and they’re decoded and executed together reducing the amount of time required to process them.
The time delay between two successive initiation of memory operation _______- a)Memory access time
- b)Memory search time
- c)Memory cycle time
- d)Instruction delay
Correct answer is option 'C'. Can you explain this answer?
The time delay between two successive initiation of memory operation _______
a)
Memory access time
b)
Memory search time
c)
Memory cycle time
d)
Instruction delay
|
|
Rajeev Menon answered |
Memory Cycle Time:
It is the time that is measured in nanoseconds, the time between one Ram access of time when the next Random Access Memory RAM access starts.
The time taken to finish one task and to start another.
Memory access time:
Access time is the amount of time it takes the processor to read data, instructions, and information from memory. A computer’s access time directly affects how fast the computer processes data.
______ is generally used to increase the apparent size of physical memory.- a)Secondary memory
- b)Virtual memory
- c)Hard-disk
- d)Disks
Correct answer is option 'B'. Can you explain this answer?
______ is generally used to increase the apparent size of physical memory.
a)
Secondary memory
b)
Virtual memory
c)
Hard-disk
d)
Disks
|
Ujwal Roy answered |
Answer: b
Explanation: Virtual memory is like an extension to the existing memory.
Explanation: Virtual memory is like an extension to the existing memory.
The I/O interface required to connect the I/O device to the bus consists of ______- a)Address decoder and registers
- b)Control circuits
- c)Address decoder, registers and Control circuits
- d)Only Control circuits
Correct answer is option 'C'. Can you explain this answer?
The I/O interface required to connect the I/O device to the bus consists of ______
a)
Address decoder and registers
b)
Control circuits
c)
Address decoder, registers and Control circuits
d)
Only Control circuits
|
|
Aditya Deshmukh answered |
The I/O devices are connected to the CPU via BUS and to interact with the BUS they’ve a interface.
As of 2000, the reference system to find the performance of a system is _____- a)Ultra SPARC 10
- b)SUN SPARC
- c)SUN II
- d)None of the mentioned
Correct answer is option 'A'. Can you explain this answer?
As of 2000, the reference system to find the performance of a system is _____
a)
Ultra SPARC 10
b)
SUN SPARC
c)
SUN II
d)
None of the mentioned
|
|
Prashanth Patel answered |
Answer: a
Explanation: In SPEC system of measuring a systems performance, a system is used as a reference against which other systems are compared and performance is determined.
Explanation: In SPEC system of measuring a systems performance, a system is used as a reference against which other systems are compared and performance is determined.
If the instruction, Add R1, R2, R3 is executed in a system which is pipe-lined, then the value of S is (Where S is term of the Basic performance equation)- a)3
- b)~2
- c)~1
- d)6
Correct answer is option 'C'. Can you explain this answer?
If the instruction, Add R1, R2, R3 is executed in a system which is pipe-lined, then the value of S is (Where S is term of the Basic performance equation)
a)
3
b)
~2
c)
~1
d)
6
|
|
Kavya Mukherjee answered |
Answer: c
Explanation: S is the number of steps required to execute the instructions.
Explanation: S is the number of steps required to execute the instructions.
______ is used to choose between incrementing the PC or performing ALU operations.- a)Conditional codes
- b)Multiplexer
- c)Control unit
- d)None of the mentioned
Correct answer is option 'B'. Can you explain this answer?
______ is used to choose between incrementing the PC or performing ALU operations.
a)
Conditional codes
b)
Multiplexer
c)
Control unit
d)
None of the mentioned
|
|
Surbhi Kaur answered |
Answer: b
Explanation: The multiplexer circuit is used to choose between the two as it can give different results based on the input.
Explanation: The multiplexer circuit is used to choose between the two as it can give different results based on the input.
The main advantage of multiple bus organisation over single bus is _____- a)Reduction in the number of cycles for execution
- b)Increase in size of the registers
- c)Better Connectivity
- d)None of the mentioned
Correct answer is option 'A'. Can you explain this answer?
The main advantage of multiple bus organisation over single bus is _____
a)
Reduction in the number of cycles for execution
b)
Increase in size of the registers
c)
Better Connectivity
d)
None of the mentioned
|
Gate Gurus answered |
The main advantage of multiple bus organization over a single bus is improved system performance and efficiency. By segregating the system into multiple buses, different types of data can be transferred simultaneously, reducing contention and improving overall throughput. This can lead to faster data transfers and better utilization of system resources. Additionally, multiple bus architectures can offer better scalability and support for more complex systems compared to single bus designs.
______ are numbers and encoded characters, generally used as operands.- a)Input
- b)Data
- c)Information
- d)Stored Values
Correct answer is option 'B'. Can you explain this answer?
______ are numbers and encoded characters, generally used as operands.
a)
Input
b)
Data
c)
Information
d)
Stored Values
|
Yash Patel answered |
Data is information that has been translated into a form that is efficient for movement or processing. Relative to today's computers and transmission media, data is information converted into binary digital form. It is acceptable for data to be used as a singular subject or a plural subject. Raw data is a term used to describe data in its most basic digital format.
In multiple Bus organisation, the registers are collectively placed and referred as ______- a)Set registers
- b)Register file
- c)Register Block
- d)Map registers
Correct answer is option 'B'. Can you explain this answer?
In multiple Bus organisation, the registers are collectively placed and referred as ______
a)
Set registers
b)
Register file
c)
Register Block
d)
Map registers
|
Moumita Yadav answered |
Register File in Bus Organisation
Overview:
In computer architecture, the register file is a collection of processor registers that are used by the CPU to perform various operations. In multiple bus organisation, the registers are collectively placed and referred to as the Register File.
Function:
The register file serves as a temporary storage location for data that is being processed by the CPU. The registers in a register file are typically very fast and can be accessed much more quickly than main memory.
Placement:
In multiple bus organisation, the register file is collectively placed and referred to as the Register File. The term "file" refers to a collection of related data that is stored in a single location. In this case, the related data are the registers that are used by the CPU.
Benefits:
The use of a register file can significantly improve the performance of a CPU. By storing frequently accessed data in registers, the CPU can avoid the much slower process of accessing main memory. This can result in faster program execution and better overall system performance.
Conclusion:
In summary, the register file is a critical component of a CPU that is used to store and manipulate data during program execution. In multiple bus organization, the registers are collectively placed and referred to as the Register File. The use of a register file can significantly improve the performance of a CPU by reducing the need to access main memory.
Overview:
In computer architecture, the register file is a collection of processor registers that are used by the CPU to perform various operations. In multiple bus organisation, the registers are collectively placed and referred to as the Register File.
Function:
The register file serves as a temporary storage location for data that is being processed by the CPU. The registers in a register file are typically very fast and can be accessed much more quickly than main memory.
Placement:
In multiple bus organisation, the register file is collectively placed and referred to as the Register File. The term "file" refers to a collection of related data that is stored in a single location. In this case, the related data are the registers that are used by the CPU.
Benefits:
The use of a register file can significantly improve the performance of a CPU. By storing frequently accessed data in registers, the CPU can avoid the much slower process of accessing main memory. This can result in faster program execution and better overall system performance.
Conclusion:
In summary, the register file is a critical component of a CPU that is used to store and manipulate data during program execution. In multiple bus organization, the registers are collectively placed and referred to as the Register File. The use of a register file can significantly improve the performance of a CPU by reducing the need to access main memory.
Which registers can interact with the secondary storage?- a)MAR
- b)PC
- c)IR
- d)R0
Correct answer is option 'A'. Can you explain this answer?
Which registers can interact with the secondary storage?
a)
MAR
b)
PC
c)
IR
d)
R0
|
|
Gargi Sarkar answered |
Answer: a
Explanation: MAR can interact with secondary storage in order to fetch data from it.
Explanation: MAR can interact with secondary storage in order to fetch data from it.
Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster ?- a)A
- b)B
- c)Both take the same time
- d)Insuffient information
Correct answer is option 'A'. Can you explain this answer?
Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster ?
a)
A
b)
B
c)
Both take the same time
d)
Insuffient information
|
|
Anirban Khanna answered |
The performance of a system can be found out using the Basic performance formula. OPTION (A) IS CORRECT.
To reduce the memory access time we generally make use of ______- a)Heaps
- b)Higher capacity RAM’s
- c)SDRAM’s
- d)Cache’s
Correct answer is option 'D'. Can you explain this answer?
To reduce the memory access time we generally make use of ______
a)
Heaps
b)
Higher capacity RAM’s
c)
SDRAM’s
d)
Cache’s
|
|
Sushant Nambiar answered |
Answer: d
Explanation: The time required to access a part of the memory for data retrieval.
Explanation: The time required to access a part of the memory for data retrieval.
The small extremely fast, RAM’s are called as _______- a)Cache
- b)Heaps
- c)Accumulators
- d)Stacks
Correct answer is option 'A'. Can you explain this answer?
The small extremely fast, RAM’s are called as _______
a)
Cache
b)
Heaps
c)
Accumulators
d)
Stacks
|
Rahul Chavan answered |
The correct answer is option 'A': Cache.
Cache is a small, fast memory that stores frequently accessed data or instructions to improve system performance. It acts as a buffer between the processor and main memory, reducing the time taken to access data. Cache is not directly compared to RAM, as they serve different purposes.
You can learn more about Cache from this document below:
During the execution of the instructions, a copy of the instructions is placed in the ______- a)Register
- b)RAM
- c)System heap
- d)Cache
Correct answer is option 'D'. Can you explain this answer?
During the execution of the instructions, a copy of the instructions is placed in the ______
a)
Register
b)
RAM
c)
System heap
d)
Cache
|
Mrinalini Sen answered |
A cache -- pronounced CASH -- is hardware or software that is used to store something, usually data, temporarily in a computing environment.
A small amount of faster, more expensive memory is used to improve the performance of recently accessed or frequently accessed data that is stored temporarily in a rapidly accessible storage media that's local to the cache client and separate from bulk storage. Cache is frequently used by cache clients, such as the CPU, applications, web browsers or operating systems (OSes).
The Input devices can send information to the processor.- a)When the SIN status flag is set
- b)When the data arrives regardless of the SIN flag
- c)Neither of the cases
- d)Either of the cases
Correct answer is option 'A'. Can you explain this answer?
The Input devices can send information to the processor.
a)
When the SIN status flag is set
b)
When the data arrives regardless of the SIN flag
c)
Neither of the cases
d)
Either of the cases
|
Aditya Nair answered |
Answer: a
Explanation: The input devices use buffers to store the data received and when the buffer has some data it sends it to the processor.
Explanation: The input devices use buffers to store the data received and when the buffer has some data it sends it to the processor.
A processor performing fetch or decoding of different instruction during the execution of another instruction is called ______- a)Super-scaling
- b)Pipe-lining
- c)Parallel Computation
- d)None of the mentioned
Correct answer is option 'B'. Can you explain this answer?
A processor performing fetch or decoding of different instruction during the execution of another instruction is called ______
a)
Super-scaling
b)
Pipe-lining
c)
Parallel Computation
d)
None of the mentioned
|
|
Samarth Ghosh answered |
Answer: b
Explanation: Pipe-lining is the process of improving the performance of the system by processing different instructions at the same time, with only one instruction performing one specific operation.
Explanation: Pipe-lining is the process of improving the performance of the system by processing different instructions at the same time, with only one instruction performing one specific operation.
CISC stands for _______- a)Complete Instruction Sequential Compilation
- b)Computer Integrated Sequential Compiler
- c)Complex Instruction Set Computer
- d)Complex Instruction Sequential Compilation
Correct answer is option 'C'. Can you explain this answer?
CISC stands for _______
a)
Complete Instruction Sequential Compilation
b)
Computer Integrated Sequential Compiler
c)
Complex Instruction Set Computer
d)
Complex Instruction Sequential Compilation
|
|
Samridhi Joshi answered |
Answer: c
Explanation: CISC is a type of system architecture where complex instructions are grouped together and executed to improve the system performance.
Explanation: CISC is a type of system architecture where complex instructions are grouped together and executed to improve the system performance.
______ are used to over come the difference in data transfer speeds of various devices.- a)Speed enhancing circuitory
- b)Bridge circuits
- c)Multiple Buses
- d)Buffer registers
Correct answer is option 'D'. Can you explain this answer?
______ are used to over come the difference in data transfer speeds of various devices.
a)
Speed enhancing circuitory
b)
Bridge circuits
c)
Multiple Buses
d)
Buffer registers
|
|
Nitya Choudhury answered |
Answer: d
Explanation: By using Buffer registers, the processor sends the data to the I/O device at the processor speed and the data gets stored in the buffer.After that the data gets sent to or from the buffer to the devices at the device speed.
Explanation: By using Buffer registers, the processor sends the data to the I/O device at the processor speed and the data gets stored in the buffer.After that the data gets sent to or from the buffer to the devices at the device speed.
The registers,ALU and the interconnection between them are collectively called as _____- a)process route
- b)information trail
- c)information path
- d)data path
Correct answer is option 'D'. Can you explain this answer?
The registers,ALU and the interconnection between them are collectively called as _____
a)
process route
b)
information trail
c)
information path
d)
data path
|
|
Nitya Choudhury answered |
Answer: d
Explanation: The Operational and processing part of the CPU are collectively called as data path.
Explanation: The Operational and processing part of the CPU are collectively called as data path.
The ISA standard Buses are used to connect ___________- a)RAM and processor
- b)GPU and processor
- c)Harddisk and Processor
- d)CD/DVD drives and Processor
Correct answer is option 'C'. Can you explain this answer?
The ISA standard Buses are used to connect ___________
a)
RAM and processor
b)
GPU and processor
c)
Harddisk and Processor
d)
CD/DVD drives and Processor
|
|
Aditya Deshmukh answered |
Explanation: PCI BUS is used to connect other peripheral devices which require a direct connection with the processor. Explanation: SCSI BUS is usually used to connect the video devices to the processor.
Hence correct answer is option (C)
To study about Bus interconnections click on the link given below:
The average number of steps taken to execute the set of instructions can be made to be less than one by following _______- a)ISA
- b)Pipe-lining
- c)Super-scaling
- d)Sequential
Correct answer is option 'C'. Can you explain this answer?
The average number of steps taken to execute the set of instructions can be made to be less than one by following _______
a)
ISA
b)
Pipe-lining
c)
Super-scaling
d)
Sequential
|
|
Krish Datta answered |
Answer: c
Explanation: The number of steps required to execute a given set of instructions is sufficiently reduced by using super-scaling. In this method a set of instructions are grouped together and are processed.
Explanation: The number of steps required to execute a given set of instructions is sufficiently reduced by using super-scaling. In this method a set of instructions are grouped together and are processed.
The clock rate of the processor can be improved by _________- a)Improving the IC technology of the logic circuits
- b)Reducing the amount of processing done in one step
- c)By using overclocking method
- d)All of the mentioned
Correct answer is option 'D'. Can you explain this answer?
The clock rate of the processor can be improved by _________
a)
Improving the IC technology of the logic circuits
b)
Reducing the amount of processing done in one step
c)
By using overclocking method
d)
All of the mentioned
|
|
Samridhi Joshi answered |
Answer: d
Explanation: The clock rate(frequency of the processor) is the hardware dependent quantity it is fixed for a given processor.
Explanation: The clock rate(frequency of the processor) is the hardware dependent quantity it is fixed for a given processor.
The 8-bit encoding format used to store data in a computer is ______- a)ASCII
- b)EBCDIC
- c)ANCI
- d)USCII
Correct answer is option 'B'. Can you explain this answer?
The 8-bit encoding format used to store data in a computer is ______
a)
ASCII
b)
EBCDIC
c)
ANCI
d)
USCII
|
Neha Choudhury answered |
The data to be stored in the computers have to be encoded in a particular way so as to be provide secure processing of the data.
Extended binary coded decimal interchange code (EBCDIC) is an 8-bit binary code for numeric and alphanumeric characters. It was developed and used by IBM. It is a coding representation in which symbols, letters and numbers are presented in binary language.
An optimizing Compiler does _________- a)Better compilation of the given piece of code
- b)Takes advantage of the type of processor and reduces its process time
- c)Does better memory managament
- d)none of the mentioned
Correct answer is option 'B'. Can you explain this answer?
An optimizing Compiler does _________
a)
Better compilation of the given piece of code
b)
Takes advantage of the type of processor and reduces its process time
c)
Does better memory managament
d)
none of the mentioned
|
Varun Sen answered |
Optimizing Compiler and its advantage
An optimizing compiler is a type of compiler that tries to improve the performance of the compiled code. It does this by analyzing the program code and making changes to it that make it run faster or use less memory. The main advantage of an optimizing compiler is that it can take advantage of the type of processor being used and reduce its processing time.
Some of the advantages of an optimizing compiler are:
1. Improved performance - An optimizing compiler can analyze the program code and make changes that make it run faster. This can lead to significant improvements in performance, especially for programs that are computationally intensive.
2. Efficient Memory Management - Optimizing compilers can also improve memory management in a program. By analyzing the program code, the compiler can determine the most efficient way to use memory, reducing the amount of memory needed and improving program performance.
3. Processor-specific optimizations - An optimizing compiler can take advantage of the specific features of a processor to improve performance. For example, it can use vector instructions to perform multiple calculations at once, or it can use specialized instructions to perform certain tasks more efficiently.
4. Reduced development time - Optimizing compilers can also help reduce development time by automatically optimizing the code. This can save developers time and effort, allowing them to focus on other aspects of the program.
In conclusion, an optimizing compiler is a powerful tool that can help improve the performance of a program. By taking advantage of the specific features of a processor and optimizing the code for efficient memory management, an optimizing compiler can significantly improve program performance.
An optimizing compiler is a type of compiler that tries to improve the performance of the compiled code. It does this by analyzing the program code and making changes to it that make it run faster or use less memory. The main advantage of an optimizing compiler is that it can take advantage of the type of processor being used and reduce its processing time.
Some of the advantages of an optimizing compiler are:
1. Improved performance - An optimizing compiler can analyze the program code and make changes that make it run faster. This can lead to significant improvements in performance, especially for programs that are computationally intensive.
2. Efficient Memory Management - Optimizing compilers can also improve memory management in a program. By analyzing the program code, the compiler can determine the most efficient way to use memory, reducing the amount of memory needed and improving program performance.
3. Processor-specific optimizations - An optimizing compiler can take advantage of the specific features of a processor to improve performance. For example, it can use vector instructions to perform multiple calculations at once, or it can use specialized instructions to perform certain tasks more efficiently.
4. Reduced development time - Optimizing compilers can also help reduce development time by automatically optimizing the code. This can save developers time and effort, allowing them to focus on other aspects of the program.
In conclusion, an optimizing compiler is a powerful tool that can help improve the performance of a program. By taking advantage of the specific features of a processor and optimizing the code for efficient memory management, an optimizing compiler can significantly improve program performance.
_____ register Connected to the Processor bus is a single-way transfer capable.- a)PC
- b)IR
- c)Temp
- d)Z
Correct answer is option 'D'. Can you explain this answer?
_____ register Connected to the Processor bus is a single-way transfer capable.
a)
PC
b)
IR
c)
Temp
d)
Z
|
|
Bijoy Kapoor answered |
The Z register is a special register which can interact with the processor BUS only.
The internal Components of the processor are connected by _______- a)Processor intra-connectivity circuitry
- b)Processor bus
- c)Memory bus
- d)Rambus
Correct answer is option 'B'. Can you explain this answer?
The internal Components of the processor are connected by _______
a)
Processor intra-connectivity circuitry
b)
Processor bus
c)
Memory bus
d)
Rambus
|
|
Neha Mishra answered |
Answer: b
Explanation: The processor BUS is used to connect the various parts in order to provide a direct connection to the CPU.
Explanation: The processor BUS is used to connect the various parts in order to provide a direct connection to the CPU.
When Performing a looping operation, the instruction gets stored in the ______- a)Registers
- b)Cache
- c)System Heap
- d)System stack
Correct answer is option 'B'. Can you explain this answer?
When Performing a looping operation, the instruction gets stored in the ______
a)
Registers
b)
Cache
c)
System Heap
d)
System stack
|
|
Jatin Joshi answered |
Answer: b
Explanation: When a looping or branching operation is carried out the offset value is stored in the cache along with the data
Explanation: When a looping or branching operation is carried out the offset value is stored in the cache along with the data
If a processor clock is rated as 1250 million cycles per second, then its clock period is ________- a)1.9 * 10-10 sec
- b)1.6 * 10-9 sec
- c)1.25 * 10-10 sec
- d)8 * 10-10 sec
Correct answer is option 'D'. Can you explain this answer?
If a processor clock is rated as 1250 million cycles per second, then its clock period is ________
a)
1.9 * 10-10 sec
b)
1.6 * 10-9 sec
c)
1.25 * 10-10 sec
d)
8 * 10-10 sec
|
Kaavya Deshpande answered |
Calculation of Clock Period
The clock period of a processor is the time taken by the processor to complete one cycle. It is calculated as the inverse of the clock frequency.
Given, the clock frequency of the processor = 1250 million cycles per second
To calculate the clock period, we need to convert the frequency from million cycles per second to cycles per second.
1 million = 106
Therefore, the clock frequency = 1250 * 106 cycles per second
The clock period is given by the formula:
Clock period = 1 / Clock frequency
Substituting the values, we get:
Clock period = 1 / (1250 * 106) seconds
Clock period = 8 * 10-10 seconds
Therefore, the correct option is D) 8 * 10-10 seconds.
The clock period of a processor is the time taken by the processor to complete one cycle. It is calculated as the inverse of the clock frequency.
Given, the clock frequency of the processor = 1250 million cycles per second
To calculate the clock period, we need to convert the frequency from million cycles per second to cycles per second.
1 million = 106
Therefore, the clock frequency = 1250 * 106 cycles per second
The clock period is given by the formula:
Clock period = 1 / Clock frequency
Substituting the values, we get:
Clock period = 1 / (1250 * 106) seconds
Clock period = 8 * 10-10 seconds
Therefore, the correct option is D) 8 * 10-10 seconds.
Which memory device is generally made of semi-conductors?- a)RAM
- b)Hard-disk
- c)Floppy disk
- d)Cd disk
Correct answer is option 'A'. Can you explain this answer?
Which memory device is generally made of semi-conductors?
a)
RAM
b)
Hard-disk
c)
Floppy disk
d)
Cd disk
|
Arka Dasgupta answered |
Answer: a
Explanation: Memory devices are usually made of semi conductors for faster manipulation of the contents.
Explanation: Memory devices are usually made of semi conductors for faster manipulation of the contents.
ANSI stands for __________- a)American National Standards Institute
- b)American National Standard Interface
- c)American Network Standard Interfacing
- d)American Network Security Interrupt
Correct answer is option 'A'. Can you explain this answer?
ANSI stands for __________
a)
American National Standards Institute
b)
American National Standard Interface
c)
American Network Standard Interfacing
d)
American Network Security Interrupt
|
|
Gate Gurus answered |
ANSI stands for the American National Standards Institute.
The bus used to connect the monitor to the CPU is ______- a)PCI bus
- b)SCSI bus
- c)Memory bus
- d)Rambus
Correct answer is option 'B'. Can you explain this answer?
The bus used to connect the monitor to the CPU is ______
a)
PCI bus
b)
SCSI bus
c)
Memory bus
d)
Rambus
|
|
Prashanth Patel answered |
Answer: b
Explanation: SCSI BUS is usually used to connect the video devices to the processor.
Explanation: SCSI BUS is usually used to connect the video devices to the processor.
The ultimate goal of a compiler is to ________- a)Reduce the clock cycles for a programming task
- b)Reduce the size of the object code
- c)Be versatile
- d)Be able to detect even the smallest of errors
Correct answer is option 'A'. Can you explain this answer?
The ultimate goal of a compiler is to ________
a)
Reduce the clock cycles for a programming task
b)
Reduce the size of the object code
c)
Be versatile
d)
Be able to detect even the smallest of errors
|
Rishika Choudhury answered |
The Ultimate Goal of a Compiler is to Reduce the Clock Cycles for a Programming Task.
Compiler is a software program that translates the source code written in a high-level programming language into machine language that can be understood by the computer's hardware. The ultimate goal of a compiler is to reduce the time required to execute a program by reducing the clock cycles for a programming task.
The following are the reasons why reducing the clock cycles for a programming task is the ultimate goal of a compiler:
1. Faster Execution: The faster the program runs, the better its performance. The compiler's primary goal is to translate the high-level language code into machine language code, which can be executed by the computer's hardware. The faster the compiled code executes, the better the program's performance.
2. Efficient Use of Resources: A compiler must use the available resources efficiently. The resources include CPU, memory, and other hardware resources. If the compiled code runs faster, it uses the resources more efficiently.
3. User Satisfaction: The faster the program runs, the more satisfied the user will be. If the program runs slowly, the user may lose interest in it and switch to a faster alternative. Therefore, it is essential to reduce the clock cycles for a programming task to improve user satisfaction.
4. Reduced Development Time: If the compiler can reduce the clock cycles required to execute a program, it will also reduce the development time. The developers can test their code and make changes faster if the compiled code runs faster.
In conclusion, the ultimate goal of a compiler is to reduce the clock cycles required to execute a program. This will result in faster execution, efficient use of resources, improved user satisfaction, and reduced development time.
Compiler is a software program that translates the source code written in a high-level programming language into machine language that can be understood by the computer's hardware. The ultimate goal of a compiler is to reduce the time required to execute a program by reducing the clock cycles for a programming task.
The following are the reasons why reducing the clock cycles for a programming task is the ultimate goal of a compiler:
1. Faster Execution: The faster the program runs, the better its performance. The compiler's primary goal is to translate the high-level language code into machine language code, which can be executed by the computer's hardware. The faster the compiled code executes, the better the program's performance.
2. Efficient Use of Resources: A compiler must use the available resources efficiently. The resources include CPU, memory, and other hardware resources. If the compiled code runs faster, it uses the resources more efficiently.
3. User Satisfaction: The faster the program runs, the more satisfied the user will be. If the program runs slowly, the user may lose interest in it and switch to a faster alternative. Therefore, it is essential to reduce the clock cycles for a programming task to improve user satisfaction.
4. Reduced Development Time: If the compiler can reduce the clock cycles required to execute a program, it will also reduce the development time. The developers can test their code and make changes faster if the compiled code runs faster.
In conclusion, the ultimate goal of a compiler is to reduce the clock cycles required to execute a program. This will result in faster execution, efficient use of resources, improved user satisfaction, and reduced development time.
Chapter doubts & questions for Basics of Computer Design - Computer Architecture & Organisation (CAO) 2025 is part of Computer Science Engineering (CSE) exam preparation. The chapters have been prepared according to the Computer Science Engineering (CSE) exam syllabus. The Chapter doubts & questions, notes, tests & MCQs are made for Computer Science Engineering (CSE) 2025 Exam. Find important definitions, questions, notes, meanings, examples, exercises, MCQs and online tests here.
Chapter doubts & questions of Basics of Computer Design - Computer Architecture & Organisation (CAO) in English & Hindi are available as part of Computer Science Engineering (CSE) exam.
Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.
Computer Architecture & Organisation (CAO)
20 videos|87 docs|48 tests
|
Signup to see your scores go up within 7 days!
Study with 1000+ FREE Docs, Videos & Tests
10M+ students study on EduRev
|
© EduRev
|
Education Revolution
|
|
Signup on EduRev and stay on top of your study goals
10M+ students crushing their study goals daily