All Courses
Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity Get the App Login Join for Free
Sign in Open App
Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Questions  >  A memory system of size 16 K bytes is require... Start Learning for Free
SaveJoin the Discussion on the App
A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is:
  • a)
    2
  • b)
    4
  • c)
    8
  • d)
    16
Correct answer is option 'C'. Can you explain this answer?
FREE This question is part of
Download PDF Attempt Test
Download PDF Attempt this Test
Verified Answer
A memory system of size 16 K bytes is required to be designed using me...
View all questions of this test
Most Upvoted Answer
A memory system of size 16 K bytes is required to be designed using me...
Given:
Size of memory system = 16 K bytes
Memory chips have 12 address lines and 4 data lines each

To find:
Number of memory chips required to design the memory system

Solution:
Memory system size = 16 K bytes = 16,384 bytes
Each memory chip has 12 address lines and can address 2^12 = 4,096 bytes
Therefore, each memory chip can store 4,096/4 = 1,024 words of 4 bytes each

Number of memory chips required = (Size of memory system)/(Size of each memory chip)
= 16,384/4,096
= 4

Therefore, the number of memory chips required to design the memory system is 4, which is option (c).
Free Test
FREE
Start Free Test
Start Free Test
Community Answer
A memory system of size 16 K bytes is required to be designed using me...
Select the statement that best describes Read-Only Memory (ROM)

volatile, used to store information that does not change during system operation

Onon-volatile, used to store information that changes during system operation

Ovolatile, used to store information that changes during system operation

C None of the above

non-volatile, used to store information that does not change during system operation
< Previous Question Next Question >
Explore Courses for Computer Science Engineering (CSE) exam

Similar Computer Science Engineering (CSE) Doubts

On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.Initialize the address registerInitialize the count to 500LOOP: Load a byte from deviceStore in memory at address given by address registerIncrement the address registerDecrement the countIf count != 0 go to LOOPAssume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute.The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory.Q. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?

A processor uses 2-level page tables for virtual to physical address translation. Page tables for both levels are stored in the main memory. Virtual and physical addresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96%. The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit rate of 90%. Main memory access time is 10 ns, cache access time is 1 ns, and TLB access time is also 1 ns. Suppose a process has only the following pages in its virtual address space: two contiguous code pages starting at virtual address 0x00000000, two contiguous data pages starting at virtual address 000400000, and a stack page starting at virtual address 0FFFFF000. The amount of memory required for storing the page tables of this process is

Top Courses for Computer Science Engineering (CSE)View all

Top Courses for Computer Science Engineering (CSE)

A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is:a)2b)4c)8d)16Correct answer is option 'C'. Can you explain this answer?
Question Description
A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is:a)2b)4c)8d)16Correct answer is option 'C'. Can you explain this answer? for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is:a)2b)4c)8d)16Correct answer is option 'C'. Can you explain this answer? covers all topics & solutions for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is:a)2b)4c)8d)16Correct answer is option 'C'. Can you explain this answer?.
Solutions for A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is:a)2b)4c)8d)16Correct answer is option 'C'. Can you explain this answer? in English & in Hindi are available as part of our courses for Computer Science Engineering (CSE). Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.
Here you can find the meaning of A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is:a)2b)4c)8d)16Correct answer is option 'C'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is:a)2b)4c)8d)16Correct answer is option 'C'. Can you explain this answer?, a detailed solution for A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is:a)2b)4c)8d)16Correct answer is option 'C'. Can you explain this answer? has been provided alongside types of A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is:a)2b)4c)8d)16Correct answer is option 'C'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is:a)2b)4c)8d)16Correct answer is option 'C'. Can you explain this answer? tests, examples and also practice Computer Science Engineering (CSE) tests.
Explore Courses for Computer Science Engineering (CSE) exam

Top Courses for Computer Science Engineering (CSE)

Explore Courses

Suggested Free Tests

Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev
Get App
© EduRev
Education Revolution
Signup to see your scores go up within 7 days!
Access 1000+ FREE Docs, Videos and Tests
Takes less than 10 seconds to signup