A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 Kbytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer? - EduRev Computer Science Engineering (CSE) Question

Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity

Open App

Computer Science Engineering (CSE) Exam > Computer Science Engineering (CSE) Questions > A hard disk is connected to a 50 MHz processo...

Join the Discussion on the App

Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer?

FREE This question is part of

Test: Machine Instructions & Addressing Modes

Attempt Test

Attempt this Test

Verified Answer

A hard disk is connected to a 50 MHz processor through a DMA controlle...

2000 KB is transferred in 11 second

44 KB transfer is (4/2000)∗1000 ms

= 2 ms

Total cycle required for locking and handling of interrupts after DMA transfer control

=(1000+500) clock cycle =1500 clock cycle

Now, 50 Mhz = 50∗10⁶= 0.02 microsecond

So, (1500∗0.02)=30 microsecond

30μs for initialization and termination and 2ms for data transfer.

The CPU time is consumed only for initialization and termination.

Fraction of CPU time consumed =30μs/(30μs+2ms)

= 0.015

View all questions of this test

View all answers Start learning for free

< Previous Question Next Question >

Explore Courses for Computer Science Engineering (CSE) exam

Similar Computer Science Engineering (CSE) Doubts

Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?

View answer

Consider a computer system with DMA support. The DMA module is transferring one 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular intervals. Consider a 2 MHz processor. If 0.5% processor cycles are used for DMA, the data transfer rate of the device is bits per second. Correct answer is '80000'. Can you explain this answer?

View answer

A device with data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 4 microsec. The byte transfer time between the device interface register and CPU or memory is negligible. What is the minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode?

View answer

A device with data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overheadbe 4 sec. The byte transfer time between the device interface register and CPU or memory is negligible. What is theminimum performance gain of operating the device under interrupt mode over operating it under program-controlled mode?

View answer

In a general purpose computer system the CPU, the main memory and the cache may be interconnected via one or more shared system bus(es). However, input/output devices (eg. Hard disk, network interfaces) may only be connected to the system bus through an I/O controller. The following are four statements regarding the requirement for an I/O controller.1. The capacities of I/O devices are magnitude order larger than that of main memory and hence direct interfacing is impossible.2. The response times of I/O devices are magnitude order slower than that of CPU and hence direct interfacing is impossible.3. It is always better to off load the I/O processing to a secondary processor on the I/O controller board then to depend on the primary CPU for I/O processing.4. The variety of I/O devices in the market requires that a separate I/O controller exist for each device.Q. What statement(s) best explain the requirement for an I/O controller?

View answer

Top Courses for Computer Science Engineering (CSE)View all

GATE Computer Science Engineering(CSE) 2025 Mock Test Series

Question Bank for GATE Computer Science Engineering

General Aptitude for GATE

Computer Networks

Programming and Data Structures

Top Courses for Computer Science Engineering (CSE)

View all

A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 Kbytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer?

Share with a Friend

Answer this doubt

Question Description
A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 Kbytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer? for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 Kbytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer? covers all topics & solutions for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 Kbytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer?.

Solutions for A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 Kbytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer? in English & in Hindi are available as part of our courses for Computer Science Engineering (CSE). Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.

Here you can find the meaning of A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 Kbytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 Kbytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer?, a detailed solution for A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 Kbytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer? has been provided alongside types of A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 Kbytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice A hard disk is connected to a 50 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 1000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500 clock cycles for the processor. The hard disk has a transfer rate of 2000 Kbytes/sec and average block transferred is 4 Kbytes. What fraction of the processor time is consumed by the disk, if the disk is actively transferring 100% of the time?Correct answer is '30 us for initialisation and termination and 2 ms for data transferCpu time is consumed only for initialisation and termination % of cpu time consumed = 30us/ (30us +2ms)* 100 = 1.5%'. Can you explain this answer? tests, examples and also practice Computer Science Engineering (CSE) tests.

Explore Courses for Computer Science Engineering (CSE) exam