Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Questions  >  Consider a system in which bus cycles takes 7... Start Learning for Free
Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?
  • a)
    5
  • b)
    4
  • c)
    3
  • d)
    2
Correct answer is option 'A'. Can you explain this answer?
Most Upvoted Answer
Consider a system in which bus cycles takes 750 ns. Transfer of bus co...
Understanding the Bus Cycle and DMA Transfer
To determine how long the device ties up the bus while transferring 160 bytes in DMA burst mode, we need to consider the bus cycle time and the transfer time for each byte.
Key Parameters:
- Bus cycle time: 750 ns
- Transfer time (control handoff): 300 ns (for either direction)
- Data transfer rate: 32 KB/s
- Block size: 160 bytes
Calculating Bus Usage for Each Transfer:
1. Transfer Time Calculation:
- The transfer rate of 32 KB/s translates to:
- 32 KB/s = 32,000 bytes/second
- Time to transfer one byte = 1 second / 32,000 bytes = 31.25 microseconds = 31,250 ns
2. Total Time for DMA Transfer:
- Each byte transfer requires:
- Bus control transfer time (300 ns) + Data transfer time (31,250 ns) + Bus control release time (300 ns)
- Total time per byte = 300 ns + 31,250 ns + 300 ns = 31,850 ns
3. Total Time for 160 Bytes:
- Total time for 160 bytes = 160 bytes * 31,850 ns/byte = 5,096,000 ns
Converting to Milliseconds:
- To convert nanoseconds to milliseconds:
- 5,096,000 ns = 5,096,000 ns / 1,000,000 ns/ms = 5.096 ms, approximately 5 ms
Conclusion:
Thus, the device ties up the bus for approximately 5 ms when transferring a block of 160 bytes in DMA burst mode. Therefore, the correct answer is option 'A'.
Free Test
Community Answer
Consider a system in which bus cycles takes 750 ns. Transfer of bus co...
A Byte of data is read into the DMA Controller's buffer (During this time, the CPU has control of the bus, so we don't take this time into consideration).
Take the bus from CPU = 300 ns
Transfer the Byte = 750 ns
Give the control back to the processor = 300 ns
The block size = 160 bytes
Data transfer rate = 32 KB/s
Now,
So the total time = Time to start DMA + time to end DMA.
The time required for initiate,
= 300 + 300
= 600 ns
Since the device is slow the DMA speed is governed by DMA speed.
Time taken by the device is,
= 5 ms
Total time required:
= 750 ns + 5 ms
Total time required:
= 750 × 10−6 + 5
= 5 ms
Hence, the correct option is (A).
Explore Courses for Computer Science Engineering (CSE) exam

Similar Computer Science Engineering (CSE) Doubts

Top Courses for Computer Science Engineering (CSE)

Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?a)5b)4c)3d)2Correct answer is option 'A'. Can you explain this answer?
Question Description
Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?a)5b)4c)3d)2Correct answer is option 'A'. Can you explain this answer? for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?a)5b)4c)3d)2Correct answer is option 'A'. Can you explain this answer? covers all topics & solutions for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?a)5b)4c)3d)2Correct answer is option 'A'. Can you explain this answer?.
Solutions for Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?a)5b)4c)3d)2Correct answer is option 'A'. Can you explain this answer? in English & in Hindi are available as part of our courses for Computer Science Engineering (CSE). Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.
Here you can find the meaning of Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?a)5b)4c)3d)2Correct answer is option 'A'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?a)5b)4c)3d)2Correct answer is option 'A'. Can you explain this answer?, a detailed solution for Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?a)5b)4c)3d)2Correct answer is option 'A'. Can you explain this answer? has been provided alongside types of Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?a)5b)4c)3d)2Correct answer is option 'A'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice Consider a system in which bus cycles takes 750 ns. Transfer of bus control in either direction, from the processor to I/O device or vice versa, takes 300 ns. One of the I/O devices has a data transfer rate of 32 KB/s and employs DMA. Data are transferred one byte at a time. For how long would the device tie up the bus (in ms) when transferring a block of 160 bytes in DMA burst mode?a)5b)4c)3d)2Correct answer is option 'A'. Can you explain this answer? tests, examples and also practice Computer Science Engineering (CSE) tests.
Explore Courses for Computer Science Engineering (CSE) exam

Top Courses for Computer Science Engineering (CSE)

Explore Courses
Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev