All Courses
Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity Get the App Login Join for Free
Sign in Open App
Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Questions  >  A computer system with a word length of 32 bi... Start Learning for Free
SaveJoin the Discussion on the App
A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 128 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699 Tell in which cache set will these A1, A2, A3, A4 map? Out of A1, A2, A3, A4 , which maps to the same cache set ,if any?
Clear all your Computer Science Engineering (CSE) doubts with EduRev
Most Upvoted Answer
A computer system with a word length of 32 bits has a 16 MB byte-addre...
Cache Mapping


Given Information:


  • Word length = 32 bits

  • Main memory size = 16 MB

  • Cache memory size = 64 KB

  • Cache memory is 4-way set associative

  • Block size = 128 bytes

  • Physical addresses: A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699



Calculation:


  • Size of main memory = 224 * 210 * 4 bytes = 232 bytes

  • Number of blocks in cache memory = (64 KB) / (128 B) = 512

  • Number of sets in cache memory = 512 / 4 = 128

  • Block offset bits = log2(128) = 7 bits

  • Set index bits = log2(128) - log2(4) = 5 bits

  • Tag bits = 32 - 7 - 5 = 20 bits

  • A1:


    • Block offset = 0x52C9A4 mod 128 = 68

    • Set index = (0x52C9A4 div 128) mod 128 = 333 mod 128 = 45

    • Tag = 0x52C9A4 div (128 * 128) = 1

    • Maps to set 45


  • A2:


    • Block offset = 0x54698 mod 128 = 104

    • Set index = (0x54698 div 128) mod 128 = 213 mod 128 = 85

    • Tag = 0x54698 div (128 * 128) = 2

    • Maps to set 85


  • A3:


    • Block offset = 0x6A389C mod 128 = 116

    • Set index = (0x6A389C div 128) mod 128 = 271 mod 128 = 15

    • Tag = 0x6A389C div (128 * 128) = 3

    • Maps to set 15


  • A4:


    • Block offset = 0x5E4699 mod 128 = 105

    • Set index =
Explore Courses for Computer Science Engineering (CSE) exam

Similar Computer Science Engineering (CSE) Doubts

A processor uses 2-level page tables for virtual to physical address translation. Page tables for both levels are stored in the main memory. Virtual and physical addresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96%. The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit rate of 90%. Main memory access time is 10 ns, cache access time is 1 ns, and TLB access time is also 1 ns. Suppose a process has only the following pages in its virtual address space: two contiguous code pages starting at virtual address 0x00000000, two contiguous data pages starting at virtual address 000400000, and a stack page starting at virtual address 0FFFFF000. The amount of memory required for storing the page tables of this process is

A processor uses 2-level page tables for virtual to physical address translation. Page tables for both levels are stored in the main memory. Virtual and physical addresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96%. The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit rate of 90%. Main memory access time is 10 ns, cache access time is 1 ns, and TLB access time is also 1 ns. Assuming that no page faults occur, the average time taken to access a virtual address is approximately (to the nearest 0.5 ns)

Top Courses for Computer Science Engineering (CSE)View all

Top Courses for Computer Science Engineering (CSE)

A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 128 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699 Tell in which cache set will these A1, A2, A3, A4 map? Out of A1, A2, A3, A4 , which maps to the same cache set ,if any?
Question Description
A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 128 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699 Tell in which cache set will these A1, A2, A3, A4 map? Out of A1, A2, A3, A4 , which maps to the same cache set ,if any? for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 128 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699 Tell in which cache set will these A1, A2, A3, A4 map? Out of A1, A2, A3, A4 , which maps to the same cache set ,if any? covers all topics & solutions for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 128 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699 Tell in which cache set will these A1, A2, A3, A4 map? Out of A1, A2, A3, A4 , which maps to the same cache set ,if any?.
Solutions for A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 128 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699 Tell in which cache set will these A1, A2, A3, A4 map? Out of A1, A2, A3, A4 , which maps to the same cache set ,if any? in English & in Hindi are available as part of our courses for Computer Science Engineering (CSE). Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.
Here you can find the meaning of A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 128 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699 Tell in which cache set will these A1, A2, A3, A4 map? Out of A1, A2, A3, A4 , which maps to the same cache set ,if any? defined & explained in the simplest way possible. Besides giving the explanation of A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 128 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699 Tell in which cache set will these A1, A2, A3, A4 map? Out of A1, A2, A3, A4 , which maps to the same cache set ,if any?, a detailed solution for A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 128 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699 Tell in which cache set will these A1, A2, A3, A4 map? Out of A1, A2, A3, A4 , which maps to the same cache set ,if any? has been provided alongside types of A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 128 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699 Tell in which cache set will these A1, A2, A3, A4 map? Out of A1, A2, A3, A4 , which maps to the same cache set ,if any? theory, EduRev gives you an ample number of questions to practice A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 128 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1 = 0x52C9A4, A2 = 0x54698, A3 = 0x6A389C, A4 = 0x5E4699 Tell in which cache set will these A1, A2, A3, A4 map? Out of A1, A2, A3, A4 , which maps to the same cache set ,if any? tests, examples and also practice Computer Science Engineering (CSE) tests.
Explore Courses for Computer Science Engineering (CSE) exam

Top Courses for Computer Science Engineering (CSE)

Explore Courses

Suggested Free Tests

Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev
Get App
© EduRev
Education Revolution
Signup to see your scores go up within 7 days!
Access 1000+ FREE Docs, Videos and Tests
Takes less than 10 seconds to signup