Computer Science Engineering (CSE) Exam > Computer Science Engineering (CSE) Questions > Which one of the following statements is true...
Start Learning for Free
Which one of the following statements is true?
- a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.
- b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.
- c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.
- d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.
Correct answer is option 'A,B,D'. Can you explain this answer?
| FREE This question is part of | Download PDF Attempt this Test |
Most Upvoted Answer
Which one of the following statements is true?a)The TLB performs an as...
Option (A): TRUE
TLB is like a Fully Associative Cache. We know that in the fully associative cache, the search is made on the basis of Content rather than the Address. It matches all the Tags parallelly and at once.
Option (B): TRUE
Control flow:
- First, we go to Cache Memory, and if there is a cache hit, then no problem.
- In case there is a cache miss, we go to the next step.
- In this step, we will go to the TLB, if there is TLB Hit. Then, we will go to the physical memory using the physical address.
- In case there is a TLB Miss, then we will access the “page table”, in order to obtain the frame number.
- If the page is not found, then it means that there is a “page fault”. At this juncture, we will use one of the page replacement algorithms, in order to obtain the page from secondary memory to physical memory.
Option (C): FALSE
An inverted Page Table is nothing but a Hash Map. So, with the same logic as (D) option (C) looks false.
Option (D): TRUE
This is true as when two values are mapped to the same address, then the values are added in form of a linked list. In the best case for the first element of the linked list, time complexity will be O(1), and for the last element of the chained linked list, time complexity will be O(n).
Hence, the correct options are (A), (B) and (D).
Free Test
FREE
| Start Free Test |
Community Answer
Which one of the following statements is true?a)The TLB performs an as...
TLB Functionality
- The TLB performs an associative search in parallel on all its valid entries using the page number of the incoming virtual address. This allows for faster access to the translation information compared to searching the entire page table in memory.
Cache and Main Memory
- If the virtual address of a word given by the CPU has a TLB hit but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory. This is because if the word is not found in the cache, it needs to be fetched from the main memory.
Hashed Page Tables
- In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same. This is because the collision in hashing can lead to longer access times as the system needs to resolve the conflict before accessing the required memory location.
- The TLB performs an associative search in parallel on all its valid entries using the page number of the incoming virtual address. This allows for faster access to the translation information compared to searching the entire page table in memory.
Cache and Main Memory
- If the virtual address of a word given by the CPU has a TLB hit but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory. This is because if the word is not found in the cache, it needs to be fetched from the main memory.
Hashed Page Tables
- In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same. This is because the collision in hashing can lead to longer access times as the system needs to resolve the conflict before accessing the required memory location.
Attention Computer Science Engineering (CSE) Students!
To make sure you are not studying endlessly, EduRev has designed Computer Science Engineering (CSE) study material, with Structured Courses, Videos, & Test Series. Plus get personalized analysis, doubt solving and improvement plans to achieve a great score in Computer Science Engineering (CSE).
|
Explore Courses for Computer Science Engineering (CSE) exam
|
|
Similar Computer Science Engineering (CSE) Doubts
Top Courses for Computer Science Engineering (CSE)View all
Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer?
Question Description
Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer? for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer? covers all topics & solutions for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer?.
Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer? for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer? covers all topics & solutions for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer?.
Solutions for Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer? in English & in Hindi are available as part of our courses for Computer Science Engineering (CSE).
Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.
Here you can find the meaning of Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of
Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer?, a detailed solution for Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer? has been provided alongside types of Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer? theory, EduRev gives you an
ample number of questions to practice Which one of the following statements is true?a)The TLB performs an associative search in parallel on all its valid entries using page number of incoming virtual address.b)If the virtual address of a word given by CPU has a TLB hit, but the subsequent search for the word results in a cache miss, then the word will always be present in the main memory.c)The memory access time using a given inverted page table is always same for all incoming virtual addresses.d)In a system that uses hashed page tables, if two distinct virtual addresses V1 and V2 map to the same value while hashing, then the memory access time of these addresses will not be the same.Correct answer is option 'A,B,D'. Can you explain this answer? tests, examples and also practice Computer Science Engineering (CSE) tests.
|
|
Explore Courses for Computer Science Engineering (CSE) exam
|
|
Suggested Free Tests
Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
|
© EduRev
|
Education Revolution
|
|
Signup to see your scores
go up within 7 days!
Access 1000+ FREE Docs, Videos and Tests
Takes less than 10 seconds to signup