All Courses
Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity Get the App Login Join for Free
Sign in Open App
Computer Science Engineering (CSE) Exam  >  Computer Science Engineering (CSE) Questions  >  A computer processor sends 32 bits address to... Start Learning for Free
SaveJoin the Discussion on the App
A computer processor sends 32 bits address to cache controller it has a 512 kbyte,8 way set associative write back data cache with block size of 32 bytes in addition to the address tag each cache tag directory entry contains 3 valid bits and 1 modified bit find the size of cache tag directory?
Clear all your Computer Science Engineering (CSE) doubts with EduRev
Most Upvoted Answer
A computer processor sends 32 bits address to cache controller it has ...
Size of Cache Tag Directory


Given:


  • Processor sends 32 bits address to cache controller

  • Cache size = 512 kbyte

  • 8 way set associative write back data cache

  • Block size = 32 bytes

  • Each cache tag directory entry contains 3 valid bits and 1 modified bit



Explanation:


The cache tag directory is used to store the tag values of the cache blocks. Each cache block is a part of the main memory and is identified by its tag value. The tag value is a part of the memory address that is sent by the processor to the cache controller.


The cache is 8 way set associative, which means that each set in the cache has 8 cache blocks. The cache block size is 32 bytes, which means that each cache block can store 32 bytes of data.


The cache tag directory entry contains 3 valid bits and 1 modified bit. The valid bits indicate whether the cache block is currently storing valid data or not. The modified bit indicates whether the cache block has been modified and needs to be written back to the main memory.


To calculate the size of the cache tag directory, we need to calculate the number of cache blocks in the cache and the number of cache sets in the cache. The number of cache blocks can be calculated as:


Number of cache blocks = Cache size / Block size

Number of cache blocks = 512 kbyte / 32 bytes

Number of cache blocks = 16384


Since the cache is 8 way set associative, the number of cache sets can be calculated as:


Number of cache sets = Number of cache blocks / Associativity

Number of cache sets = 16384 / 8

Number of cache sets = 2048


Since each cache tag directory entry contains 4 bits (3 valid bits and 1 modified bit), the size of the cache tag directory can be calculated as:


Size of cache tag directory = Number of cache sets * Number of cache blocks per set * Size of each cache tag directory entry

Size of cache tag directory = 2048 * 8 * 4 bits

Size of cache tag directory = 65536 bits

Size of cache tag directory = 8 kbytes


Conclusion:


The size of the cache tag directory is 8 kbytes.
Community Answer
A computer processor sends 32 bits address to cache controller it has ...
Number of blocks = Cache-Size/Block-Size = 512 KB / 32 Bytes = 2 power14
Number of Sets = 2power14 / 8 = 2power11 
Tag + Set offset + Byte offset = 32 
Tag + 11 + 5 = 32 
Tag = 16 
16 bit address 
3 bit valid 
1 modified 
Total bits = 20 
20 � no. of blocks= 320 K bits
Explore Courses for Computer Science Engineering (CSE) exam

Similar Computer Science Engineering (CSE) Doubts

In a general purpose computer system the CPU, the main memory and the cache may be interconnected via one or more shared system bus(es). However, input/output devices (eg. Hard disk, network interfaces) may only be connected to the system bus through an I/O controller. The following are four statements regarding the requirement for an I/O controller.1. The capacities of I/O devices are magnitude order larger than that of main memory and hence direct interfacing is impossible.2. The response times of I/O devices are magnitude order slower than that of CPU and hence direct interfacing is impossible.3. It is always better to off load the I/O processing to a secondary processor on the I/O controller board then to depend on the primary CPU for I/O processing.4. The variety of I/O devices in the market requires that a separate I/O controller exist for each device.Q. What statement(s) best explain the requirement for an I/O controller?

Top Courses for Computer Science Engineering (CSE)View all

Top Courses for Computer Science Engineering (CSE)

A computer processor sends 32 bits address to cache controller it has a 512 kbyte,8 way set associative write back data cache with block size of 32 bytes in addition to the address tag each cache tag directory entry contains 3 valid bits and 1 modified bit find the size of cache tag directory?
Question Description
A computer processor sends 32 bits address to cache controller it has a 512 kbyte,8 way set associative write back data cache with block size of 32 bytes in addition to the address tag each cache tag directory entry contains 3 valid bits and 1 modified bit find the size of cache tag directory? for Computer Science Engineering (CSE) 2024 is part of Computer Science Engineering (CSE) preparation. The Question and answers have been prepared according to the Computer Science Engineering (CSE) exam syllabus. Information about A computer processor sends 32 bits address to cache controller it has a 512 kbyte,8 way set associative write back data cache with block size of 32 bytes in addition to the address tag each cache tag directory entry contains 3 valid bits and 1 modified bit find the size of cache tag directory? covers all topics & solutions for Computer Science Engineering (CSE) 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for A computer processor sends 32 bits address to cache controller it has a 512 kbyte,8 way set associative write back data cache with block size of 32 bytes in addition to the address tag each cache tag directory entry contains 3 valid bits and 1 modified bit find the size of cache tag directory?.
Solutions for A computer processor sends 32 bits address to cache controller it has a 512 kbyte,8 way set associative write back data cache with block size of 32 bytes in addition to the address tag each cache tag directory entry contains 3 valid bits and 1 modified bit find the size of cache tag directory? in English & in Hindi are available as part of our courses for Computer Science Engineering (CSE). Download more important topics, notes, lectures and mock test series for Computer Science Engineering (CSE) Exam by signing up for free.
Here you can find the meaning of A computer processor sends 32 bits address to cache controller it has a 512 kbyte,8 way set associative write back data cache with block size of 32 bytes in addition to the address tag each cache tag directory entry contains 3 valid bits and 1 modified bit find the size of cache tag directory? defined & explained in the simplest way possible. Besides giving the explanation of A computer processor sends 32 bits address to cache controller it has a 512 kbyte,8 way set associative write back data cache with block size of 32 bytes in addition to the address tag each cache tag directory entry contains 3 valid bits and 1 modified bit find the size of cache tag directory?, a detailed solution for A computer processor sends 32 bits address to cache controller it has a 512 kbyte,8 way set associative write back data cache with block size of 32 bytes in addition to the address tag each cache tag directory entry contains 3 valid bits and 1 modified bit find the size of cache tag directory? has been provided alongside types of A computer processor sends 32 bits address to cache controller it has a 512 kbyte,8 way set associative write back data cache with block size of 32 bytes in addition to the address tag each cache tag directory entry contains 3 valid bits and 1 modified bit find the size of cache tag directory? theory, EduRev gives you an ample number of questions to practice A computer processor sends 32 bits address to cache controller it has a 512 kbyte,8 way set associative write back data cache with block size of 32 bytes in addition to the address tag each cache tag directory entry contains 3 valid bits and 1 modified bit find the size of cache tag directory? tests, examples and also practice Computer Science Engineering (CSE) tests.
Explore Courses for Computer Science Engineering (CSE) exam

Top Courses for Computer Science Engineering (CSE)

Explore Courses

Suggested Free Tests

Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev
Get App
© EduRev
Education Revolution
Signup to see your scores go up within 7 days!
Access 1000+ FREE Docs, Videos and Tests
Takes less than 10 seconds to signup