Block diagram representation of the internal circuit of the 555-IC timer
A block diagram representation of the 555-timer circuit is shown in figure . The circuit consist of two comparators, an SR flip-flop and a transistor Q1 that operates as a switch. One power supply VCC is required for operation. A resistive voltage divider, consisting of the three equal valued resistor R1 which is equal to 5kΩ is connected across VCC and establishes the reference or threshold voltages for the two comparators.
VTH = 2/3 VCC for comparator 1
And VTL = 2/3 VCC for comparator 2
SR flip-flop iworks as a bistable circuit having the complementary outputs, denoted as Q and
In set state, the output at Q is ‘high’ (approximately equal to VCC) and that at is ‘low’ (approximately equal to 0 V). In reset state, the output Q is low and is high.
The flipflop is set by applying a high level (VCC) to its set input terminal S and reset by applying to the reset input terminal R. The outputs of comparator 1 and comparator 2 respectively are connected to the set and reset input terminals of the flip flop.
The positive input terminal of the comparator 1 is connectecd to a external terminal of the 555 IC is labelled as Threshold. Similarly, the negative input terminal of comparator 2 is connected to an external terminal labelled as Trigger and the collector of transistor Q1 is connected to a terminal labelled discharge. finally, the output of flip flop Q is connected to output terminal.
The 555 Circuit connected as Monostable MultivibratorWave form
The external circuitry and waveform of 555 IC as monostable multivibrator is shown in figure 2(a) & (b). Before applications of trigger pulse VT, The voltage at trigger input is high which is equal to +VCC. output and output voltage V0 is equal to 1. With and output voltage V0 is equal to 1. When the discharging transistor Q1 undergoes to saturation and across the timing capacitor the voltage will be zero i.e., VC(t) = 0.
At t = 0, on the application of trigger VT (negative going pulse) <VCC/3 causes output of comparator C2 to be high i.e. S = 1. This will set the flip flop with This makes output voltage V0 = 0. Due to the discharge transistor Q1 will get turned off. After the termination of trigger pulse, the flipflop will remain in state, since S = 0 and R = 0, So no change in state. The timing capacitor charges up exponentially toward final value of V+ through resistor R.
The capacitor voltage is given by
v(t) = V+(1 - et/RC) ......(i)
When v(t) = 2/3 V+, the threshold comparator output goes high, resetting the flip flop. Output then goes high and the output of the 555 goes low. The high output at
turns on the discharge transistor, allowing the timing capacitor to discharge to near zero volts. The circuit thus returns to its Quiescent state.
The width the output pulse is determined from equ. (i) by putting
v(t) = 2/3 v+ and t = T, then
(2/3)V+ = V+(1 - eT/RC)
solving for T,
The width of the output pulse is a function of only the external time constant RC, it is independent of supply voltage V+ and any internal circuit parameters.
Astable Multivibrator 555 Circuit
Waveform
In this the threshold and trigger input is connected together. In astable mode, the timing capacitor C charges through RA = RB until v(t) reaches 2/3 V+. The threshold comparator output then goes high, forcing the flip flop output to go high. The discharge transistor turns on, and the timing capacitor C discharges through RB and the discharge transistor.
The capacitor voltage decreases until it reaches (1/3)V+, at which point the trigger comparator switches stages and sends low.
The discharge transistor turns off, and the timing capacitor begins to recharge. When v(t) reaches the threshold level of (2/3) V+, the cycle repeat itself.
Therefore, charging time is given as
When the timing capacitor is discharging, during the time 0 < t’ < TD, the capacitor voltage is
Where τB = RBC, at t' = TD, the capacitor voltage reaches the trigger level and
solving equation (ii) for the timing capacitor discharge time TD, yields,
Total time to given as
T = TC + TD
The frequency of oscillation,
(i) Duty cycle: It is defined as the percentage of time the output is high during one period of oscillation. during the changing time TC, the output is high and during discharging time TD, the output is low.
Duty cycle of the circuit is always greater than 50%.
First Order Low Pass Filter Circuit:
First Order High Pass Filter Circuit:
K = R2/R1
Cutoff Frequency:
ωc = 1/R1C
The difference between Active and Passive Filters
3 videos|33 docs|64 tests
|
1. What is a 555 timer circuit? |
2. How does a 555 timer circuit work? |
3. What are some common applications of a 555 timer circuit? |
4. Can a 555 timer circuit be used as an active filter? |
5. Are there any limitations or drawbacks of using a 555 timer circuit? |
|
Explore Courses for Electronics and Communication Engineering (ECE) exam
|