The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.a)3.02b)0.62c)2.50d)1.68Correct answer is option 'D'. Can you explain this answer?

Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity

Open App

GATE Exam > GATE Questions > The memory access time is 1 nanosecond for a ...

Join the Discussion on the App

The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.

a)
3.02
b)
0.62
c)
2.50
d)
1.68

Correct answer is option 'D'. Can you explain this answer?

FREE This question is part of

Practice Test: Computer Science Engineering (CSE) - 2

Attempt Test

Attempt this Test

Verified Answer

The memory access time is 1 nanosecond for a read operation with a hit...

Total instruction = 100 instruction fetch operation + 60 memory operand read operation + 40 memory operand write op

= 200 instructions (operation)

Time taken for fetching 100 instructions (equivalent to read)

= 90 × 1ns + 10 × 5 ns = 140 ns

Memory operand Read operations = 90% (60) × lns + 10% (60) × 5ns

= 54ns + 30ns = 84 ms

Memory operands write operation time = 90%(40) × 2ns + 10%(40) × 10ns

= 72ns + 40ns = 112 ns

Total time taken for executing 200 instructions = 140 + 84 + 112 = 336 ns

∴ Average memory access time = 336 ns/200 = 1.68ns

View all questions of this test

Most Upvoted Answer

The memory access time is 1 nanosecond for a read operation with a hit...

Given:
- Memory access time for read operation with hit in cache = 1 ns
- Memory access time for read operation with miss in cache = 5 ns
- Memory access time for write operation with hit in cache = 2 ns
- Memory access time for write operation with miss in cache = 10 ns
- Number of instruction fetch operations = 100
- Number of memory operand read operations = 60
- Number of memory operand write operations = 40
- Cache hit-ratio = 0

To find:
- Average memory access time in executing the sequence of instructions

Approach:
1. Calculate the number of cache hits and cache misses for read and write operations.
2. Calculate the total time taken for instruction fetch operations, memory operand read operations, and memory operand write operations.
3. Calculate the average memory access time using the formula:
Average memory access time = (total time taken) / (total number of memory operations)

Calculation:
1. Cache hits and misses:
- Cache hit count = 0 (given)
- Cache miss count for read operations = 60
- Cache miss count for write operations = 40

2. Total time taken:
- Time taken for instruction fetch operations = 100 * 1 ns = 100 ns
- Time taken for memory operand read operations = (60 * 5 ns) + (60 * 1 ns) = 420 ns
(60 misses, 5 ns each + 60 hits, 1 ns each)
- Time taken for memory operand write operations = (40 * 10 ns) + (40 * 2 ns) = 480 ns
(40 misses, 10 ns each + 40 hits, 2 ns each)
- Total time taken = 100 ns + 420 ns + 480 ns = 1000 ns

3. Average memory access time:
- Total number of memory operations = 60 + 40 = 100
- Average memory access time = 1000 ns / 100 = 10 ns

Therefore, the average memory access time in executing the sequence of instructions is 10 ns, which is closest to option D (1.68 ns).

View all answers Start learning for free

< Previous Question Next Question >

Explore Courses for GATE exam

Similar GATE Doubts

Consider an instruction pipeline with five stages without any branch prediction: FetchInstruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) andWrite Operand (WO). The stage delays for FI, DI, FO, EI and WO are 5 ns, 7 ns, 10 ns, 8 nsand 6 ns, respectively. There are intermediate storage buffers after each stage and the delay ofeach buffer is 1 ns. A program consisting of I2 instructions I1 , I2 , I3 ,......I is executed in thispipelined processor. Instruction I4 is the only branch instruction and its branch target is 9 I . Ifthe branch is taken during the execution of this program, the time (in ns) needed to completethe program is

View answer

Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table

View answer

Consider a non-pipelined processor operating at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor. Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions, 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALU instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is _____. Correct answer is between '2.15,2.18'. Can you explain this answer?

View answer

Consider a non-pipelined processor operating at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor.Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions. 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALL) instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is ________. Correct answer is '2.16'. Can you explain this answer?

View answer

An instruction pipeline has 4 stages Instruction Fetch(IF), Instruction Decode(ID), Execute instruction (Ex), Write Back(WB). All instructions take all stages and takes 4 clock cycles. Branch instructions are not overlapped, i.e. the instructions after the branch are not fetched till branch is known. Branch is known in the execute phase. Suppose 20 % instructions are conditional and 80 % unconditional. Calculate speed up for 100 instructions (upto 2 decimal plac e). Ignore the case that the branch may not be taken.

View answer

Share with a Friend

Answer this doubt

Question Description
The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.a)3.02b)0.62c)2.50d)1.68Correct answer is option 'D'. Can you explain this answer? for GATE 2024 is part of GATE preparation. The Question and answers have been prepared according to the GATE exam syllabus. Information about The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.a)3.02b)0.62c)2.50d)1.68Correct answer is option 'D'. Can you explain this answer? covers all topics & solutions for GATE 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.a)3.02b)0.62c)2.50d)1.68Correct answer is option 'D'. Can you explain this answer?.

Solutions for The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.a)3.02b)0.62c)2.50d)1.68Correct answer is option 'D'. Can you explain this answer? in English & in Hindi are available as part of our courses for GATE. Download more important topics, notes, lectures and mock test series for GATE Exam by signing up for free.

Here you can find the meaning of The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.a)3.02b)0.62c)2.50d)1.68Correct answer is option 'D'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.a)3.02b)0.62c)2.50d)1.68Correct answer is option 'D'. Can you explain this answer?, a detailed solution for The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.a)3.02b)0.62c)2.50d)1.68Correct answer is option 'D'. Can you explain this answer? has been provided alongside types of The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.a)3.02b)0.62c)2.50d)1.68Correct answer is option 'D'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.a)3.02b)0.62c)2.50d)1.68Correct answer is option 'D'. Can you explain this answer? tests, examples and also practice GATE tests.

Explore Courses for GATE exam